Eller; Manfred

Patent Applications and Registrations

Patent applications and USPTO patent grants for Eller; Manfred.The latest application filed is for "semiconductor memory devices having an undercut source/drain region".

Company Profile

5.50.43

Eller; Manfred - Beacon NY
Eller; Manfred - Wappingers Falls NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method of manufacturing a vertical SRAM with cross-coupled contacts penetrating through common gate structures Grant 10,529,724 - Zang , et al. J	2020-01-07
Transistor device structures with retrograde wells in CMOS applications Grant 10,483,172 - Vakada , et al. Nov	2019-11-19
Semiconductor memory devices having an undercut source/drain region Grant 10,424,584 - Zang , et al. Sept	2019-09-24
Semiconductor Memory Devices Having An Undercut Source/drain Region App 20190198503 - ZANG; Hui ; et al.	2019-06-27
Circuit structures with vertically spaced transistors and fabrication methods Grant 10,290,654 - Zang , et al.	2019-05-14
Methods of forming a resistor structure between adjacent transistor gates on an integrated circuit product and the resulting devices Grant 10,249,616 - Zang , et al.	2019-04-02
Source/drain parasitic capacitance reduction in FinFET-based semiconductor structure having tucked fins Grant 10,243,059 - Samavedan , et al.	2019-03-26
Vertical Sram Structure With Penetrating Cross-coupled Contacts App 20190027483 - ZANG; Hui ; et al.	2019-01-24
Methods Of Forming A Resistor Structure Between Adjacent Transistor Gates On An Integrated Circuit Product And The Resulting Devices App 20180366461 - Zang; Hui ; et al.	2018-12-20
Semiconductor memory devices having an undercut source/drain region Grant 10,157,927 - Zang , et al. Dec	2018-12-18
FINFET circuit structures with vertically spaced transistors and fabrication methods Grant 10,147,802 - Zang , et al. De	2018-12-04
Integrated circuits and methods of design and manufacture thereof Grant 10,089,430 - Haffner , et al. October 2, 2	2018-10-02
Source/drain Parasitic Capacitance Reduction In Finfet-based Semiconductor Structure Having Tucked Fins App 20180277655 - SAMAVEDAN; Srikanth Balaji ; et al.	2018-09-27
Vertical SRAM structure with cross-coupling contacts penetrating through common gates to bottom S/D metal contacts Grant 10,083,971 - Zang , et al. September 25, 2	2018-09-25
Source/drain parasitic capacitance reduction in FinFET-based semiconductor structure having tucked fins Grant 10,056,468 - Samavedan , et al. August 21, 2	2018-08-21
Semiconductor Memory Devices Having An Undercut Source/drain Region App 20180197867 - ZANG; Hui ; et al.	2018-07-12
Semiconductor devices and methods of manufacture thereof Grant 9,917,191 - Eller , et al. March 13, 2	2018-03-13
Source/drain Parasitic Capacitance Reduction In Finfet-based Semiconductor Structure Having Tucked Fins App 20180069092 - SAMAVEDAN; Srikanth Balaji ; et al.	2018-03-08
Transistor Device Structures With Retrograde Wells In Cmos Applications App 20180047641 - Vakada; Vara G. Reddy ; et al.	2018-02-15
Methods of forming transistors with retrograde wells in CMOS applications and the resulting device structures Grant 9,852,954 - Vakada , et al. December 26, 2	2017-12-26
Integrated Circuits and Methods of Design and Manufacture Thereof App 20170344690 - Haffner; Henning ; et al.	2017-11-30
Finfet Circuit Structures With Vertically Spaced Transistors And Fabrication Methods App 20170338235 - ZANG; Hui ; et al.	2017-11-23
Circuit Structures With Vertically Spaced Transistors And Fabrication Methods App 20170338247 - ZANG; Hui ; et al.	2017-11-23
SRAM bitcell structures facilitating biasing of pull-up transistors Grant 9,824,748 - Zang , et al. November 21, 2	2017-11-21
SRAM bitcell structures facilitating biasing of pull-down transistors Grant 9,799,661 - Zang , et al. October 24, 2	2017-10-24
Integrated circuits and methods of design and manufacture thereof Grant 9,767,244 - Haffner , et al. September 19, 2	2017-09-19
SRAM bitcell structures facilitating biasing of pass gate transistors Grant 9,734,897 - Zang , et al. August 15, 2	2017-08-15
SOI-based semiconductor device with dynamic threshold voltage Grant 9,601,512 - Zang , et al. March 21, 2	2017-03-21
Integrated circuits with varying gate structures and fabrication methods Grant 9,576,952 - Joshi , et al. February 21, 2	2017-02-21
Fabrication methods facilitating integration of different device architectures Grant 9,570,586 - Yu , et al. February 14, 2	2017-02-14
Soi-based Semiconductor Device With Dynamic Threshold Voltage App 20170018573 - ZANG; Hui ; et al.	2017-01-19
Fin-FET replacement metal gate structure and method of manufacturing the same Grant 9,543,297 - Wu , et al. January 10, 2	2017-01-10
Methods of forming doped transition regions of transistor structures Grant 9,484,417 - Wu , et al. November 1, 2	2016-11-01
Integrated Circuits and Methods of Design and Manufacture Thereof App 20160283635 - Haffner; Henning ; et al.	2016-09-29
Integration method for fabrication of metal gate based multiple threshold voltage devices and circuits Grant 9,455,201 - Joshi , et al. September 27, 2	2016-09-27
Integrated circuit having multiple threshold voltages Grant 9,362,180 - Lee , et al. June 7, 2	2016-06-07
Integrated circuits and methods of design and manufacture thereof Grant 9,324,707 - Haffner , et al. April 26, 2	2016-04-26
Semiconductor Devices and Methods of Manufacture Thereof App 20160064564 - Eller; Manfred ; et al.	2016-03-03
Methods Of Forming Transistors With Retrograde Wells In Cmos Applications And The Resulting Device Structures App 20160035630 - Vakada; Vara G. Reddy ; et al.	2016-02-04
Decoupling Capacitor For Semiconductors App 20150364426 - Singh; Jagar ; et al.	2015-12-17
Methods of forming transistors with retrograde wells in CMOS applications and the resulting device structures Grant 9,209,181 - Vakada , et al. December 8, 2	2015-12-08
Semiconductor devices and methods of manufacture thereof Grant 9,209,088 - Eller , et al. December 8, 2	2015-12-08
Forming Independent-gate Finfet With Tilted Pre-amorphization Implantation And Resulting Device App 20150340501 - WU; Xusheng ; et al.	2015-11-26
Integration Method For Fabrication Of Metal Gate Based Multiple Threshold Voltage Devices And Circuits App 20150243652 - JOSHI; Manoj ; et al.	2015-08-27
Integrated Circuits With Varying Gate Structures And Fabrication Methods App 20150243658 - JOSHI; Manoj ; et al.	2015-08-27
Integrated Circuit Having Multiple Threshold Voltages App 20150243563 - LEE; Bongki ; et al.	2015-08-27
Methods for forming FinFETs with reduced series resistance Grant 9,087,720 - Wu , et al. July 21, 2	2015-07-21
Methods to improve FinFet semiconductor device behavior using co-implantation under the channel region Grant 9,082,698 - Joshi , et al. July 14, 2	2015-07-14
Semiconductor device and method of making same Grant 9,070,759 - Han , et al. June 30, 2	2015-06-30
Fabrication Methods Facilitating Integration Of Different Device Architectures App 20150140756 - YU; Hong ; et al.	2015-05-21
Methods Of Forming Transistors With Retrograde Wells In Cmos Applications And The Resulting Device Structures App 20140367787 - Vakada; Vara G. Reddy ; et al.	2014-12-18
Integrated Circuits and Methods of Design and Manufacture Thereof App 20140353757 - Haffner; Henning ; et al.	2014-12-04
Methods of forming multiple N-type semiconductor devices with different threshold voltages on a semiconductor substrate Grant 8,846,476 - Liu , et al. September 30, 2	2014-09-30
Integrated circuits and methods of design and manufacture thereof Grant 8,809,958 - Haffner , et al. August 19, 2	2014-08-19
Methods Of Forming Multiple N-type Semiconductor Devices With Different Threshold Voltages On A Semiconductor Substrate App 20140227845 - Liu; Yanxiang ; et al.	2014-08-14
Semiconductor ESD device and method of making same Grant 8,431,972 - Alvarez , et al. April 30, 2	2013-04-30
Semiconductor devices Grant 8,242,550 - Schiml , et al. August 14, 2	2012-08-14
Integrated Circuits and Methods of Design and Manufacture Thereof App 20120074499 - Haffner; Henning ; et al.	2012-03-29
Integrated circuits and methods of design and manufacture thereof Grant 8,078,998 - Haffner , et al. December 13, 2	2011-12-13
Semiconductor embedded resistor generation Grant 8,012,821 - Ryou , et al. September 6, 2	2011-09-06
Methods of Forming Conductive Features and Structures Thereof App 20110175148 - Yan; Jiang ; et al.	2011-07-21
Methods of forming conductive features and structures thereof Grant 7,947,606 - Yan , et al. May 24, 2	2011-05-24
Threshold voltage consistency and effective width in same-substrate device groups Grant 7,892,939 - Hampp , et al. February 22, 2	2011-02-22
Transistor Structure App 20110006373 - Eller; Manfred ; et al.	2011-01-13
Integrated Circuits and Methods of Design and Manufacture Thereof App 20100276759 - Haffner; Henning ; et al.	2010-11-04
Transistor fabrication methods and structures thereof Grant 7,820,518 - Eller , et al. October 26, 2	2010-10-26
Semiconductor Devices App 20100264477 - Schiml; Thomas ; et al.	2010-10-21
Integrated circuits and methods of design and manufacture thereof Grant 7,785,946 - Haffner , et al. August 31, 2	2010-08-31
Semiconductor devices and methods of manufacture thereof Grant 7,776,726 - Schiml , et al. August 17, 2	2010-08-17
Semiconductor Embedded Resistor Generation App 20100197106 - Ryou; Choongryul ; et al.	2010-08-05
Resistors and Methods of Manufacture Thereof App 20100148262 - Stahrenberg; Knut ; et al.	2010-06-17
Method of implanting a non-dopant atom into a semiconductor device Grant 7,737,009 - Lindsay , et al. June 15, 2	2010-06-15
Transistor Fabrication Methods and Structures Thereof App 20090294866 - Eller; Manfred ; et al.	2009-12-03
Methods of Forming Conductive Features and Structures Thereof App 20090294986 - Yan; Jiang ; et al.	2009-12-03
Threshold Voltage Consistency and Effective Width in Same-Substrate Device Groups App 20090227086 - Hampp; Roland ; et al.	2009-09-10
Integrated Circuits and Methods of Design and Manufacture Thereof App 20090079005 - Haffner; Henning ; et al.	2009-03-26
Test structure of semiconductor device Grant 7,501,651 - Sun , et al. March 10, 2	2009-03-10
Structure and Method of Producing Isolation with Non-Dopant Implantation App 20090042359 - Lindsay; Richard ; et al.	2009-02-12
Semiconductor Devices and Methods of Manufacture Thereof App 20090032841 - Eller; Manfred ; et al.	2009-02-05
Methods of manufacturing semiconductor devices with rotated substrates Grant 7,449,374 - Hierlemann , et al. November 11, 2	2008-11-11
Semiconductor ESD device and method of making same App 20080142849 - Alvarez; David ; et al.	2008-06-19
Semiconductor device and method of making same App 20080076214 - Han; Jin-Ping ; et al.	2008-03-27
Test structure of semiconductor device Grant 7,317,204 - Sun , et al. January 8, 2	2008-01-08
Semiconductor devices and methods of manufacture thereof App 20070257327 - Schiml; Thomas ; et al.	2007-11-08
Methods of manufacturing semiconductor devices with rotated substrates App 20070173003 - Hierlemann; Matthias ; et al.	2007-07-26
Semiconductor devices with rotated substrates and methods of manufacture thereof Grant 7,205,639 - Hierlemann , et al. April 17, 2	2007-04-17
Semiconductor devices with rotated substrates and methods of manufacture thereof App 20060202277 - Hierlemann; Matthias ; et al.	2006-09-14
Test structure of semiconductor device App 20060163569 - Sun; Min-chul ; et al.	2006-07-27
Test structure of semiconductor device App 20060113534 - Sun; Min-chul ; et al.	2006-06-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.