loadpatents
Patent applications and USPTO patent grants for Ehlers; Gerd.The latest application filed is for "array processor having a segmented bus system".
Patent | Date |
---|---|
Array Processor Having a Segmented Bus System App 20190065428 - VORBACH; Martin ;   et al. | 2019-02-28 |
Array Processor Having a Segmented Bus System App 20180300278 - VORBACH; Martin ;   et al. | 2018-10-18 |
Array processor having a segmented bus system Grant 9,626,325 - Vorbach , et al. April 18, 2 | 2017-04-18 |
Array Processor Having a Segmented Bus System App 20160154758 - VORBACH; Martin ;   et al. | 2016-06-02 |
Data processor chip with flexible bus system Grant 9,256,575 - Vorbach , et al. February 9, 2 | 2016-02-09 |
Data processor chip with flexible bus system App 20150261722 - VORBACH; Martin ;   et al. | 2015-09-17 |
Logical cell array and bus system Grant 9,047,440 - Vorbach , et al. June 2, 2 | 2015-06-02 |
Parallel Processing Array of Arithmetic Unit having a Barrier Instruction App 20150033000 - Vorbach; Martin ;   et al. | 2015-01-29 |
Logical cell array and bus system App 20140359254 - Vorbach; Martin ;   et al. | 2014-12-04 |
Pipeline Configuration Protocol And Configuration Unit Communication App 20140325175 - Vorbach; Martin ;   et al. | 2014-10-30 |
Logic cell array and bus system Grant 8,471,593 - Vorbach , et al. June 25, 2 | 2013-06-25 |
Pipeline configuration protocol and configuration unit communication Grant 8,468,329 - Vorbach , et al. June 18, 2 | 2013-06-18 |
Pipeline Configuration Protocol And Configuration Unit Communication App 20120311301 - VORBACH; Martin ;   et al. | 2012-12-06 |
Pipeline configuration protocol and configuration unit communication Grant 8,301,872 - Vorbach , et al. October 30, 2 | 2012-10-30 |
Bus Systems And Methods For Controlling Data Flow In A Field Of Processing Elements App 20120151113 - VORBACH; Martin ;   et al. | 2012-06-14 |
Logic Cell Array And Bus System App 20120072699 - VORBACH; Martin ;   et al. | 2012-03-22 |
Bus systems and reconfiguration methods Grant 8,127,061 - Vorbach , et al. February 28, 2 | 2012-02-28 |
Logic cell array and bus system Grant 8,058,899 - Vorbach , et al. November 15, 2 | 2011-11-15 |
Logic cell array and bus system Grant 7,595,659 - Vorbach , et al. September 29, 2 | 2009-09-29 |
Logic Cell Array And Bus System App 20090146691 - VORBACH; Martin ;   et al. | 2009-06-11 |
Pipeline configuration unit protocols and communication Grant 7,003,660 - Vorbach , et al. February 21, 2 | 2006-02-21 |
Pipeline configuration protocol and configuration unit communication App 20050223212 - Vorbach, Martin ;   et al. | 2005-10-06 |
Pipeline configuration unit protocols and communication App 20040025005 - Vorbach, Martin ;   et al. | 2004-02-05 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.