Eggers; Georg Erhard

Patent Applications and Registrations

Patent applications and USPTO patent grants for Eggers; Georg Erhard.The latest application filed is for "integrated circuit arrangement".

Company Profile

0.8.12

Eggers; Georg Erhard - Munchen DE
Eggers; Georg Erhard - Munich DE
Eggers; Georg Erhard - Muenchen DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Integrated semiconductor memory and method for electrically stressing an integrated semiconductor memory Grant 7,482,644 - Eggers , et al. January 27, 2	2009-01-27
Integrated semiconductor memory and method for operating a semiconductor memory Grant 7,443,713 - Schroder , et al. October 28, 2	2008-10-28
Method and device for testing semiconductor memory devices Grant 7,277,338 - Cordes , et al. October 2, 2	2007-10-02
Integrated circuit arrangement App 20070176255 - Kreupl; Franz ; et al.	2007-08-02
Integrated semiconductor memory with redundant memory cells replaceable for either true or complementary defective memory cells Grant 7,236,412 - Proll , et al. June 26, 2	2007-06-26
Apparatus for signaling that a predetermined time value has elapsed Grant 7,116,737 - Eggers , et al. October 3, 2	2006-10-03
Semiconductor circuit and arrangement and method for monitoring fuses of a semiconductor circuit App 20060192085 - Eggers; Georg Erhard ; et al.	2006-08-31
Integrated semiconductor memory and method for operating a semiconductor memory App 20060193168 - Schroder; Stephan ; et al.	2006-08-31
Memory circuit with an optical input Grant 7,099,585 - Cordes , et al. August 29, 2	2006-08-29
Housing for semiconductor devices, semiconductor device pin, and method for the manufacturing of pins Grant 7,060,534 - Dobler , et al. June 13, 2	2006-06-13
Semiconductor product having a first and at least one further semiconductor circuit and method App 20050280036 - Schroeder, Stephan ; et al.	2005-12-22
Integrated semiconductor memory and method for electrically stressing an integrated semiconductor memory App 20050194614 - Eggers, Georg Erhard ; et al.	2005-09-08
Integrated dynamic memory having a control circuit for controlling a refresh mode for memory cells Grant 6,940,775 - Schneider , et al. September 6, 2	2005-09-06
Integrated semiconductor memory having redundant memory cells App 20050174863 - Proll, Manfred ; et al.	2005-08-11
Method and device for testing semiconductor memory devices App 20050057988 - Cordes, Eric ; et al.	2005-03-17
Integrated dynamic memory having a control circuit for controlling a refresh mode for memory cells App 20040218458 - Schneider, Ralf ; et al.	2004-11-04
Housing for semiconductor devices, semiconductor device pin, and method for the manufacturing of pins App 20040197978 - Dobler, Manfred ; et al.	2004-10-07
Device and method for controlling one or more memory modules App 20040199730 - Eggers, Georg Erhard ; et al.	2004-10-07
Memory system App 20030043675 - Cordes, Eric ; et al.	2003-03-06
Memory circuit with an optical input App 20030026141 - Cordes, Eric ; et al.	2003-02-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.