loadpatents
name:-0.0076620578765869
name:-0.0076251029968262
name:-0.0010030269622803
Ebermann; Alexander Patent Filings

Ebermann; Alexander

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ebermann; Alexander.The latest application filed is for "die-die stacking".

Company Profile
0.7.7
  • Ebermann; Alexander - Dresden DE
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Communicating optical signals between stacked dies
Grant 10,283,490 - Beyer , et al.
2019-05-07
Die-die Stacking
App 20180012877 - Beyer; Sven ;   et al.
2018-01-11
Die-die stacking
Grant 9,806,067 - Beyer , et al. October 31, 2
2017-10-31
Capacitor structure and method of forming a capacitor structure
Grant 9,698,179 - Smith , et al. July 4, 2
2017-07-04
Capacitor Structure And Method Of Forming A Capacitor Structure
App 20170040354 - Smith; Elliot John ;   et al.
2017-02-09
Die-die Stacking
App 20170025398 - Beyer; Sven ;   et al.
2017-01-26
Method including a formation of a control gate of a nonvolatile memory cell and semiconductor structure including a nonvolatile memory cell
Grant 9,548,312 - Beyer , et al. January 17, 2
2017-01-17
Robust Post-gate Spacer Processing And Device
App 20160071954 - HOENTSCHEL; Jan ;   et al.
2016-03-10
Methods for fabricating FinFET integrated circuits using laser interference lithography techniques
Grant 9,123,825 - Beyer , et al. September 1, 2
2015-09-01
Methods for fabricating integrated circuits with fully silicided gate electrode structures
Grant 9,123,827 - Beyer , et al. September 1, 2
2015-09-01
Methods For Fabricating Finfet Integrated Circuits Using Laser Interference Lithography Techniques
App 20150200140 - Beyer; Sven ;   et al.
2015-07-16
Methods For Fabricating Integrated Circuits With Fully Silicided Gate Electrode Structures
App 20150200142 - Beyer; Sven ;   et al.
2015-07-16
Gate electrode with a shrink spacer
Grant 9,040,405 - Hasche , et al. May 26, 2
2015-05-26
Gate Electrode With A Shrink Spacer
App 20150091068 - Hasche; Tom ;   et al.
2015-04-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed