loadpatents
name:-0.0064280033111572
name:-0.020179033279419
name:-0.0015449523925781
Easter; William G. Patent Filings

Easter; William G.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Easter; William G..The latest application filed is for "high capacity, long cycle life battery anode materials, compositions and methods".

Company Profile
1.18.8
  • Easter; William G. - Chuluota FL
  • Easter; William G. - Orlando FL
  • Easter, William G. - City of Orlando FL
  • Easter; William G. - Wernersville PA
  • Easter; William G. - Reading PA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
High Capacity, Long Cycle Life Battery Anode Materials, Compositions And Methods
App 20200395602 - Easter; William G. ;   et al.
2020-12-17
Retaining ring for use on a carrier of a polishing apparatus
Grant 7,160,493 - Willis , et al. January 9, 2
2007-01-09
Method of eliminating agglomerate particles in a polishing slurry
Grant 6,750,145 - Crevasse , et al. June 15, 2
2004-06-15
System and method of determining a polishing endpoint by monitoring signal intensity
Grant 6,730,603 - Crevasse , et al. May 4, 2
2004-05-04
Polishing carrier head
Grant 6,726,537 - Crevasse , et al. April 27, 2
2004-04-27
Retaining ring for use on a carrier of a polishing apparatus
App 20040077167 - Willis, George D. ;   et al.
2004-04-22
Apparatus for detecting wetness of a semiconductor wafer cleaning brush
Grant 6,615,433 - Crevasse , et al. September 9, 2
2003-09-09
Method for chemical/mechanical planarization of a semiconductor wafer having dissimilar metal pattern densities
Grant 6,596,639 - Easter , et al. July 22, 2
2003-07-22
System and method of determining a polishing endpoint by monitoring signal intensity
App 20030082844 - Crevasse, Annette M. ;   et al.
2003-05-01
Method of cleaning a semiconductor wafer with a cleaning brush assembly having a contractible and expandable arbor
Grant 6,551,410 - Crevasse , et al. April 22, 2
2003-04-22
Curvilinear chemical mechanical planarization device and method
Grant 6,537,135 - Easter , et al. March 25, 2
2003-03-25
Semiconductor polishing pad alignment device for a polishing apparatus and method of use
Grant 6,514,123 - Crevasse , et al. February 4, 2
2003-02-04
Method Of Manufacturing A Polishing Pad Using A Beam
App 20020144985 - Crevasse, Annette M. ;   et al.
2002-10-10
Apparatus and method for detecting wetness of a semiconductor wafer cleaning brush
App 20020139393 - Crevasse, Annette M. ;   et al.
2002-10-03
Apparatus and method of determining an endpoint during a chemical-mechanical polishing process
App 20020090889 - Crevasse, Annette M. ;   et al.
2002-07-11
Contractible and expandable arbor for a semiconductor wafer cleaning brush assembly
App 20020074016 - Crevasse, Annette M. ;   et al.
2002-06-20
Method of eliminating agglomerate particles in a polishing slurry
App 20020052115 - Crevasse, Annette M. ;   et al.
2002-05-02
Electrochemical mechanical planarization apparatus and method
Grant 6,368,190 - Easter , et al. April 9, 2
2002-04-09
Polishing apparatus with carrier ring and carrier head employing like polarities
Grant 6,354,928 - Crevasse , et al. March 12, 2
2002-03-12
Magnetic force carrier and ring for a polishing apparatus
Grant 6,059,638 - Crevasse , et al. May 9, 2
2000-05-09
Method of making a getterer for multi-layer wafers
Grant 5,478,758 - Easter December 26, 1
1995-12-26
Method of manufacturing an integrated circuit including planarizing a wafer
Grant 5,366,924 - Easter , et al. November 22, 1
1994-11-22
Wafer bonding technique for dielectric isolation processing
Grant H1,137 - Easter , et al. February 2, 1
1993-02-02
High-speed dielectrically isolated devices utilizing buried silicide regions
Grant 4,987,471 - Easter , et al. January 22, 1
1991-01-22
Method of forming complementary device structures in partially processed dielectrically isolated wafers
Grant 4,870,029 - Easter , et al. September 26, 1
1989-09-26
Fabrication of high-speed dielectrically isolated devices utilizing buried silicide outdiffusion
Grant 4,839,309 - Easter , et al. June 13, 1
1989-06-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed