loadpatents
Patent applications and USPTO patent grants for Dyer; Thomas.The latest application filed is for "channel strain engineering in field-effect-transistor".
Patent | Date |
---|---|
Channel strain engineering in field-effect-transistor Grant 7,842,592 - Dyer , et al. November 30, 2 | 2010-11-30 |
Non-conformal stress liner for enhanced MOSFET performance Grant 7,585,773 - Fang , et al. September 8, 2 | 2009-09-08 |
Silicon on insulator devices having body-tied-to-source and methods of making Grant 7,518,191 - Dyer , et al. April 14, 2 | 2009-04-14 |
Channel Strain Engineering In Field-effect-transistor App 20080305621 - Dyer; Thomas ;   et al. | 2008-12-11 |
Silicon on insulator devices having body-tied-to-source and methods of making Grant 7,442,614 - Dyer , et al. October 28, 2 | 2008-10-28 |
Non-conformal Stress Liner For Enhanced Mosfet Performance App 20080122003 - Fang; Sunfei ;   et al. | 2008-05-29 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.