Dutt; Nikil

Patent Applications and Registrations

Patent applications and USPTO patent grants for Dutt; Nikil.The latest application filed is for "pain assessment method and apparatus for patients unable to self-report pain".

Company Profile

1.10.10

Dutt; Nikil - Irvine CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Pain Assessment Method And Apparatus For Patients Unable To Self-report Pain App 20220160296 - Rahmani; Amir M. ; et al.	2022-05-26
Deep Neural Network (dnn) Assisted Sensor For Energy-efficient Electrocardiogram (ecg) Monitoring App 20210174961 - Dutt; Nikil ; et al.	2021-06-10
Pain Assessment Method And Apparatus For Patients Unable To Self-report Pain App 20190343457 - Rahmani; Amir M. ; et al.	2019-11-14
Homogeneous dual-rail logic for DPA attack resistive secure circuit design Grant 9,240,786 - Tanimura , et al. January 19, 2	2016-01-19
Retargetable instruction set simulators Grant 8,621,444 - Dutt , et al. December 31, 2	2013-12-31
Homogeneous Dual-rail Logic For Dpa Attack Resistive Secure Circuit Design App 20130293259 - Tanimura; Kazuyuki ; et al.	2013-11-07
Homogeneous dual-rail logic for DPA attack resistive secure circuit design Grant 8,395,408 - Tanimura , et al. March 12, 2	2013-03-12
Homogeneous Dual-Rail Logic for DPA Attack Resistive Secure Circuit Design App 20120105099 - Tanimura; Kazuyuki ; et al.	2012-05-03
Automatic identification of application-specific functional units with architecturally visible storage Grant 8,166,467 - Biswas , et al. April 24, 2	2012-04-24
Method for the fast exploration of bus-based communication architectures at the cycle-count-accurate-at-transaction-boundaries (CCATB) abstraction Grant 7,778,815 - Pasricha , et al. August 17, 2	2010-08-17
Functional coverage driven test generation for validation of pipelined processors Grant 7,533,294 - Mishra , et al. May 12, 2	2009-05-12
Method and apparatus for designing circuits using high-level synthesis Grant 7,383,529 - Gupta , et al. June 3, 2	2008-06-03
Retargetable Instruction Set Simulators App 20070276646 - Dutt; Nikil ; et al.	2007-11-29
Automatic identification of application-specific functional units with architecturally visible storage App 20070162900 - Biswas; Partha ; et al.	2007-07-12
Method for the fast exploration of bus-based communication architectures at the cycle-count-accurate-at-transaction -boundaries (CCATB) abstraction App 20060282233 - Pasricha; Sudeep ; et al.	2006-12-14
Functional coverage driven test generation for validation of pipelined processors App 20060107158 - Mishra; Prabhat ; et al.	2006-05-18
Method and apparatus for designing circuits using high-level synthesis App 20050193359 - Gupta, Rajesh Kumar ; et al.	2005-09-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.