Dunton; Vance

Patent Applications and Registrations

Patent applications and USPTO patent grants for Dunton; Vance.The latest application filed is for "vertical bit line non-volatile memory systems and methods of fabrication".

Company Profile

0.12.11

Dunton; Vance - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Vertical bit line non-volatile memory systems and methods of fabrication Grant 9,853,090 - Konevecki , et al. December 26, 2	2017-12-26
Vertical Bit Line Non-Volatile Memory Systems And Methods Of Fabrication App 20170098685 - Konevecki; Michael ; et al.	2017-04-06
Vertical bit line non-volatile memory systems and methods of fabrication Grant 9,558,949 - Konevecki , et al. January 31, 2	2017-01-31
Vertical Bit Line Non-Volatile Memory With Recessed Word Lines App 20160300885 - Konevecki; Michael ; et al.	2016-10-13
Vertical bit line non-volatile memory with recessed word lines Grant 9,450,023 - Konevecki , et al. September 20, 2	2016-09-20
Vertical Bit Line Non-Volatile Memory Systems And Methods Of Fabrication App 20160064222 - Konevecki; Michael ; et al.	2016-03-03
Vertical bit line non-volatile memory systems and methods of fabrication Grant 9,202,694 - Konevecki , et al. December 1, 2	2015-12-01
Pillar devices and methods of making thereof Grant 8,987,119 - Dunton , et al. March 24, 2	2015-03-24
Vertical Bit Line Non-Volatile Memory Systems And Methods Of Fabrication App 20140248763 - Konevecki; Michael ; et al.	2014-09-04
Patterning method for high density pillar structures Grant 8,329,512 - Nguyen , et al. December 11, 2	2012-12-11
Patterning Method for High Density Pillar Structures App 20120276744 - Nguyen; Natalie ; et al.	2012-11-01
Patterning method for high density pillar structures Grant 8,241,969 - Nguyen , et al. August 14, 2	2012-08-14
Method of making damascene diodes using selective etching methods Grant 8,148,230 - Dunton , et al. April 3, 2	2012-04-03
Patterning Method for High Density Pillar Structures App 20110306174 - Nguyen; Natalie ; et al.	2011-12-15
Patterning method for high density pillar structures Grant 8,026,178 - Nguyen , et al. September 27, 2	2011-09-27
Patterning Method For High Density Pillar Structures App 20110171815 - NGUYEN; Natalie ; et al.	2011-07-14
Pillar Devices And Methods Of Making Thereof App 20110136326 - DUNTON; Vance ; et al.	2011-06-09
Method of making damascene diodes using sacrificial material Grant 7,927,977 - Makala , et al. April 19, 2	2011-04-19
Pillar devices and methods of making thereof Grant 7,906,392 - Dunton , et al. March 15, 2	2011-03-15
Method of making damascene diodes using sacrificial material App 20110014779 - Makala; Raghuveer S. ; et al.	2011-01-20
Method of making damascene diodes using selective etching methods App 20110014771 - Dunton; Vance ; et al.	2011-01-20
Pillar devices and methods of making thereof App 20090179310 - Dunton; Vance ; et al.	2009-07-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.