Dull; John J.
Patent Applications and Registrations
Patent applications and USPTO patent grants for Dull; John J..The latest application filed is for "dynamic clock gating in a network device".
- Dull; John J. - San Jose CA US
- Dull; John J. - Sunnyvale CA
| Patent | Date |
|---|---|
| Dynamic clock gating in a network device Grant 8,873,576 - Kadu , et al. October 28, 2 | 2014-10-28 |
| Extended width entries for hash tables Grant 8,706,736 - Smith , et al. April 22, 2 | 2014-04-22 |
| Dynamic Clock Gating in a Network Device App 20140079073 - Kadu; Sachin P. ; et al. | 2014-03-20 |
| Extended Width Entries For Hash Tables App 20130086074 - Smith; Brandon C. ; et al. | 2013-04-04 |
| System and method for maintaining a layer 2 modification buffer Grant 7,986,616 - Bowes , et al. July 26, 2 | 2011-07-26 |
| Field processor for a network device Grant 7,787,471 - Baden , et al. August 31, 2 | 2010-08-31 |
| Field processor for a network device App 20050135399 - Baden, Eric A. ; et al. | 2005-06-23 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 