Duewer; Bruce Eliot

Patent Applications and Registrations

Patent applications and USPTO patent grants for Duewer; Bruce Eliot.The latest application filed is for "multibit delta-sigma modulator with variable-level quantizer".

Company Profile

0.16.2

Duewer; Bruce Eliot - Austin TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Delta-sigma modulator with limiter Grant 8,842,031 - Ranjbar , et al. September 23, 2	2014-09-23
Methods for forming area-efficient scan chains in integrated circuits, and integrated circuits embodying the same Grant 7,971,170 - Duewer , et al. June 28, 2	2011-06-28
Systems and methods for clock mode determination utilizing master clock frequency measurements Grant 7,456,765 - Duewer , et al. November 25, 2	2008-11-25
Low noise data conversion circuits and methods and systems using the same Grant 7,400,284 - Lei , et al. July 15, 2	2008-07-15
Systems and methods for clock mode determination utilizing hysteresis Grant 7,379,834 - Duewer , et al. May 27, 2	2008-05-27
Methods for forming area-efficient scan chains in integrated circuits, and integrated circuits embodying the same Grant 7,376,915 - Duewer , et al. May 20, 2	2008-05-20
Systems and methods for clock mode determination utilizing prioritization criteria Grant 7,352,303 - Duewer , et al. April 1, 2	2008-04-01
Systems and methods for clock mode determination utilizing divide ratio testing Grant 7,286,069 - Duewer , et al. October 23, 2	2007-10-23
Noise management method and circuits suitable for utilization in circuits and systems having a switched data port Grant 7,248,186 - Duewer July 24, 2	2007-07-24
Systems and methods for clock mode determination utilizing operating conditions measurement Grant 7,236,109 - Duewer , et al. June 26, 2	2007-06-26
Circuits and methods for reducing pin count in multiple-mode integrated circuit devices Grant 7,113,907 - Duewer September 26, 2	2006-09-26
Methods and circuit for suppressing transients in an output driver and data conversion systems using the same Grant 7,068,200 - Hodapp , et al. June 27, 2	2006-06-27
Systems and methods for clock mode determination utilizing explicit formulae and lookup tables Grant 7,057,539 - Duewer , et al. June 6, 2	2006-06-06
Systems and methods for clock mode determination utilizing a fixed-frequency reference signal Grant 7,049,988 - Duewer , et al. May 23, 2	2006-05-23
Multibit delta-sigma modulator with variable-level quantizer Grant 6,940,437 - Trotter , et al. September 6, 2	2005-09-06
Multibit delta-sigma modulator with variable-level quantizer App 20050093727 - Trotter, Brian David ; et al.	2005-05-05
Circuits and methods for reducing pin count in multiple-mode integrated circuit devices App 20050010399 - Duewer, Bruce Eliot	2005-01-13
Clock generation circuits and methods with minimal glitch generation and systems using the same Grant 6,750,693 - Duewer June 15, 2	2004-06-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.