Drobny; Vladimir F.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Drobny; Vladimir F..The latest application filed is for "unguarded schottky barrier diodes with dielectric underetch at silicide interface".

Company Profile

0.13.13

Drobny; Vladimir F. - Tucson AZ US
Drobny; Vladimir F. - Tuscon AZ
Drobny; Vladimir F. - Beaverton OR
Drobny; Vladimir F. - Ottawa CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Spike implanted Schottky diode Grant 10,050,157 - Drobny , et al. August 14, 2	2018-08-14
Unguarded Schottky Barrier Diodes with Dielectric Underetch at Silicide Interface App 20130217216 - Drobny; Vladimir F.	2013-08-22
Methods for reducing gate dielectric thinning on trench isolation edges and integrated circuits therefrom Grant 8,114,744 - Chatterjee , et al. February 14, 2	2012-02-14
Epitaxial deposition-based processes for reducing gate dielectric thinning at trench edges and integrated circuits therefrom Grant 8,053,322 - Drobny , et al. November 8, 2	2011-11-08
Schottky diode with minimal vertical current flow Grant 8,030,155 - Drobny , et al. October 4, 2	2011-10-04
Thin film resistors integrated at two different metal single die Grant 7,964,919 - Beach , et al. June 21, 2	2011-06-21
Epitaxial Deposition-based Processes For Reducing Gate Dielectric Thinning At Trench Edges And Integrated Circuits Therefrom App 20100163997 - DROBNY; Vladimir F. ; et al.	2010-07-01
Methods For Reducing Gate Dielectric Thinning On Trench Isolation Edges And Integrated Circuits Therefrom App 20100164004 - CHATTERJEE; AMITAVA ; et al.	2010-07-01
Thin Film Resistors Integrated At Two Different Metal Interconnect Levels Of Single Die App 20080272460 - Beach; Eric W. ; et al.	2008-11-06
Schottky Diode With Minimal Vertical Current Flow App 20080213955 - Drobny; Vladimir F. ; et al.	2008-09-04
Thin film resistors integrated at two different metal interconnect levels of single die Grant 7,416,951 - Beach , et al. August 26, 2	2008-08-26
Thin film resistors integrated at a single metal interconnect level of die Grant 7,202,533 - Beach , et al. April 10, 2	2007-04-10
Thin Film Resistors Integrated At A Single Metal Interconnect Level Of Die App 20070069299 - Beach; Eric W. ; et al.	2007-03-29
Thin film resistors integrated at two different metal interconnect levels of single die App 20070069334 - Beach; Eric W. ; et al.	2007-03-29
Method and Schottky diode structure for avoiding intrinsic NPM transistor operation App 20070052057 - Drobny; Vladimir F.	2007-03-08
Spike implanted Schottky diode App 20070001256 - Drobny; Vladimir F. ; et al.	2007-01-04
Schottky diode with minimal vertical current flow App 20070001193 - Drobny; Vladimir F. ; et al.	2007-01-04
Carbon doped epitaxial layer for high speed CB-CMOS Grant 6,576,535 - Drobny , et al. June 10, 2	2003-06-10
Epitaxial cleaning process using HCL and N-type dopant gas to reduce defect density and auto doping effects App 20030094435 - Drobny, Vladimir F. ; et al.	2003-05-22
Carbon doped epitaxial layer for high speed CB-CMOS App 20020151153 - Drobny, Vladimir F. ; et al.	2002-10-17
Epitaxial cleaning process using hcl and N-type dopant gas to reduce defect density and auto doping effects App 20010004545 - Drobny, Vladimir F. ; et al.	2001-06-21
Complementary bipolar/CMOS epitaxial structure and process Grant 6,080,644 - Drobny , et al. June 27, 2	2000-06-27
Schottky barrier diodes Grant 4,622,736 - Drobny November 18, 1	1986-11-18
LCDs (Liquid crystal displays) controlled by thin film diode switches Grant 4,251,136 - Miner , et al. February 17, 1	1981-02-17
LCDs (Liquid crystal displays) controlled by thin film diode switches Grant 4,223,308 - Baraff , et al. September 16, 1	1980-09-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.