Drizlikh; Sergei

Patent Applications and Registrations

Patent applications and USPTO patent grants for Drizlikh; Sergei.The latest application filed is for "system and method for manufacturing an integrated circuit anti-fuse in conjunction with a tungsten plug process".

Company Profile

0.12.2

Drizlikh; Sergei - Cedar Park TX
Drizlikh; Sergei - Scarborough ME US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Methods of forming titanium-aluminum layers for gate electrodes and related semiconductor devices Grant 9,418,856 - Bordelon , et al. August 16, 2	2016-08-16
System and method for monitoring chloride content and concentration induced by a metal etch process Grant 8,481,142 - Budri , et al. July 9, 2	2013-07-09
Method and apparatus for reducing plasma process induced damage in integrated circuits Grant 8,471,369 - McCulloh , et al. June 25, 2	2013-06-25
System And Method For Manufacturing An Integrated Circuit Anti-fuse In Conjunction With A Tungsten Plug Process App 20110221031 - Drizlikh; Sergei ; et al.	2011-09-15
System and method for manufacturing an integrated circuit anti-fuse in conjunction with a tungsten plug process Grant 7,915,093 - Drizlikh , et al. March 29, 2	2011-03-29
MOS transistor and method of forming the MOS transistor with a SiON etch stop layer that protects the transistor from PID and hot carrier degradation Grant 7,645,657 - Brisbin , et al. January 12, 2	2010-01-12
MOS transistor and method of forming the MOS transistor with a SiON etch stop layer that protects the transistor from PID and hot carrier degradation App 20090146192 - Brisbin; Douglas ; et al.	2009-06-11
Semiconductor device having a minimal via resistance created by applying a nitrogen plasma to a titanium via liner Grant 7,531,896 - Drizlikh , et al. May 12, 2	2009-05-12
System and method for providing contact etch selectivity using RIE lag dependence on contact aspect ratio Grant 7,504,340 - Drizlikh , et al. March 17, 2	2009-03-17
High Q inductor integration Grant 7,247,544 - Drizlikh , et al. July 24, 2	2007-07-24
System and method for manufacturing an out of plane integrated circuit inductor Grant 7,229,908 - Drizlikh , et al. June 12, 2	2007-06-12
System and method for minimizing increases in via resistance by applying a nitrogen plasma after a titanium liner deposition Grant 7,101,787 - Drizlikh , et al. September 5, 2	2006-09-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.