Dreeskornfeld; Lars

Patent Applications and Registrations

Patent applications and USPTO patent grants for Dreeskornfeld; Lars.The latest application filed is for "method of manufacturing integrated circuits including a fet with a gate spacer".

Company Profile

0.4.9

Dreeskornfeld; Lars - Munich DE
Dreeskornfeld; Lars - Dresden DE
Dreeskornfeld; Lars - Neubiberg DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method of manufacturing integrated circuits including a FET with a gate spacer and a fin Grant 7,863,136 - Goldbach , et al. January 4, 2	2011-01-04
Production method for a FinFET transistor arrangement, and corresponding FinFET transistor arrangement Grant 7,692,246 - Dreeskornfeld , et al. April 6, 2	2010-04-06
Method Of Manufacturing Integrated Circuits Including A Fet With A Gate Spacer App 20100078711 - Goldbach; Matthias ; et al.	2010-04-01
Integrated circuit and method of manufacturing an integrated circuit Grant 7,622,354 - Dreeskornfeld , et al. November 24, 2	2009-11-24
Integrated circuit and method of forming an integrated circuit App 20090086523 - Hartwich; Jessica ; et al.	2009-04-02
Integrated Circuit And Method Of Manufacturing An Integrated Circuit App 20090057778 - Dreeskornfeld; Lars ; et al.	2009-03-05
Method of Forming an Integrated Circuit and Integrated Circuit App 20090057678 - Goldbach; Matthias ; et al.	2009-03-05
Integrated Circuit And Method Of Forming An Integrated Circuit App 20080283910 - Dreeskornfeld; Lars ; et al.	2008-11-20
Field Effect Transistor Arrangement App 20080197384 - Hartwich; Jessica ; et al.	2008-08-21
Nonvolatile memory cell arrangement Grant 7,411,822 - Specht , et al. August 12, 2	2008-08-12
Production method for a FinFET transistor arrangement, and corresponding FinFET transistor arrangement App 20070158756 - Dreeskornfeld; Lars ; et al.	2007-07-12
Nonvolatile memory cell arrangement App 20060181925 - Specht; Michael ; et al.	2006-08-17
Fin field effect transistor memory cell App 20060001058 - Dreeskornfeld; Lars ; et al.	2006-01-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.