Dray; Cyrille

Patent Applications and Registrations

Patent applications and USPTO patent grants for Dray; Cyrille.The latest application filed is for "apparatus for low power write and read operations for resistive memory".

Company Profile

0.41.41

Dray; Cyrille - Hillsboro OR
Dray; Cyrille - Antibes Juan les Pins FR
Dray; Cyrille - Portland OR
Dray; Cyrille - Antibes FR
Dray; Cyrille - Grenoble FR
Dray; Cyrille - Eybens FR
Dray; Cyrille - La Cote St Andre FR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Apparatus for low power write and read operations for resistive memory Grant 11,024,356 - Wei , et al. June 1, 2	2021-06-01
Apparatus For Low Power Write And Read Operations For Resistive Memory App 20200020378 - WEI; Liqiong ; et al.	2020-01-16
Apparatus for low power write and read operations for resistive memory Grant 10,438,640 - Wei , et al. O	2019-10-08
Apparatus For Low Power Write And Read Operations For Resistive Memory App 20180342277 - WEI; Liqiong ; et al.	2018-11-29
Sense amplifier Grant 10,127,959 - Dray , et al. November 13, 2	2018-11-13
Apparatus for low power write and read operations for resistive memory Grant 10,068,628 - Wei , et al. September 4, 2	2018-09-04
High voltage tolerant word-line driver Grant 9,875,783 - Dray , et al. January 23, 2	2018-01-23
Low resistance bitline and sourceline apparatus for improving read and write operations of a nonvolatile memory Grant 9,865,322 - Dray , et al. January 9, 2	2018-01-09
High Voltage Tolerant Word-line Driver App 20170169874 - DRAY; Cyrille ; et al.	2017-06-15
Sense Amplifier App 20170169870 - Dray; Cyrille ; et al.	2017-06-15
Sense Amplifier App 20170092337 - Dray; Cyrille ; et al.	2017-03-30
Sense amplifier Grant 9,601,165 - Dray , et al. March 21, 2	2017-03-21
Low Resistance Bitline And Sourceline Apparatus For Improving Read And Write Operations Of A Nonvolatile Memory App 20170018298 - Dray; Cyrille ; et al.	2017-01-19
Low resistance bitline and sourceline apparatus for improving read and write operations of a nonvolatile memory Grant 9,478,273 - Dray , et al. October 25, 2	2016-10-25
Apparatus for boosting source-line voltage to reduce leakage in resistive memories Grant 9,418,761 - Arslan , et al. August 16, 2	2016-08-16
Apparatus For Boosting Source-line Voltage To Reduce Leakage In Resistive Memories App 20160172059 - Arslan; Umut ; et al.	2016-06-16
Apparatus For Low Power Write And Read Operations For Resistive Memory App 20160125927 - WEI; Liqiong ; et al.	2016-05-05
Apparatuses and methods for detecting write completion for resistive memory Grant 9,286,976 - Lin , et al. March 15, 2	2016-03-15
Low power transient voltage collapse apparatus and method for a memory cell Grant 9,263,121 - Karl , et al. February 16, 2	2016-02-16
Apparatus for dual purpose charge pump Grant 9,230,636 - Meinerzhagen , et al. January 5, 2	2016-01-05
Apparatuses And Methods For Detecting Write Completion For Resistive Memory App 20150348623 - Lin; Blake ; et al.	2015-12-03
System and methods using a multiplexed reference for sense amplifiers Grant 9,202,543 - Boujamaa , et al. December 1, 2	2015-12-01
Apparatus For Dual Purpose Charge Pump App 20150179247 - MEINERZHAGEN; Pascal A. ; et al.	2015-06-25
Low Resistance Bitline And Sourceline Apparatus For Improving Read And Write Operations Of A Nonvolatile Memory App 20150117095 - Dray; Cyrille ; et al.	2015-04-30
Low Power Transient Voltage Collapse Apparatus And Method For A Memory Cell App 20140340977 - Karl; Eric A. ; et al.	2014-11-20
System and Methods Using a Multiplexed Reference for Sense Amplifiers App 20140153313 - Boujamaa; El Mehdi ; et al.	2014-06-05
Nonvolatile memory architecture Grant 8,605,479 - Dray , et al. December 10, 2	2013-12-10
Method for implementing an SRAM memory information storage device Grant 8,335,121 - Dray , et al. December 18, 2	2012-12-18
Method and system for reading from memory cells in a memory device Grant 8,331,166 - Dray , et al. December 11, 2	2012-12-11
Method And System For Reading From Memory Cells In A Memory Device App 20120218830 - DRAY; Cyrille ; et al.	2012-08-30
Memory with intervening transistor Grant 8,243,490 - Dray August 14, 2	2012-08-14
Nonvolatile Memory Architecture App 20120099359 - Dray; Cyrille ; et al.	2012-04-26
Memory With Intervening Transistor App 20110128767 - Dray; Cyrille	2011-06-02
Method for implementing an SRAM memory information storage device App 20100265758 - Dray; Cyrille ; et al.	2010-10-21
High-speed buffer circuit, system and method Grant 7,795,917 - Barasinski , et al. September 14, 2	2010-09-14
Integrated circuit and method of detecting a signal edge transition Grant 7,782,093 - Dray August 24, 2	2010-08-24
SRAM memory device with improved write operation and method thereof Grant 7,751,229 - Dray , et al. July 6, 2	2010-07-06
Memory device and testing with write completion detection Grant 7,630,264 - Dray , et al. December 8, 2	2009-12-08
Device for setting up a write current in an MRAM type memory and memory comprising Grant 7,545,686 - Lasseuguette , et al. June 9, 2	2009-06-09
Recursive device for switching over a high potential greater than a nominal potential of a technology in which the device is made and related system and method Grant 7,489,559 - Dray , et al. February 10, 2	2009-02-10
Memory Device and Testing App 20090027987 - Dray; Cyrille ; et al.	2009-01-29
Integrated circuit and method of detecting a signal edge transition App 20080290899 - Dray; Cyrille	2008-11-27
High-speed buffer circuit, system and method App 20080218211 - Barasinski; Sebastien ; et al.	2008-09-11
Sram Memory Device With Improved Write Operation And Method Thereof App 20080159014 - Dray; Cyrille ; et al.	2008-07-03
Column redundancy system for an integrated circuit memory Grant 7,391,661 - Dray June 24, 2	2008-06-24
Magnetic random access memory array having bit/word lines for shared write select and read operations Grant 7,372,728 - Dray , et al. May 13, 2	2008-05-13
Electrically erasable and programmable, non-volatile semiconductor memory device having a single layer of gate material, and corresponding memory plane Grant 7,333,362 - Gendrier , et al. February 19, 2	2008-02-19
Magnetic Random Access Memory Array Having Bit/Word Lines for Shared Write Select and Read Operations App 20070189066 - Dray; Cyrille ; et al.	2007-08-16
Recursive device for switching over a high potential greater than a nominal potential of a technology in which the device is made and related system and method App 20070171696 - Dray; Cyrille ; et al.	2007-07-26
Magnetic random access memory array having bit/word lines for shared write select and read operations Grant 7,209,383 - Dray , et al. April 24, 2	2007-04-24
Column redundancy system for an integrated circuit memory App 20070033450 - Dray; Cyrille	2007-02-08
Memory architecture with segmented writing lines Grant 7,139,212 - Dray , et al. November 21, 2	2006-11-21
Switch arrangement for switching a node between different voltages without generating combinational currents Grant 7,110,315 - Dray September 19, 2	2006-09-19
Device for setting up a write current in an MRAM type memory and memory comprising App 20060050585 - Lasseuguette; Jean ; et al.	2006-03-09
Magnetic random access memory array having bit/word lines for shared write select and read operations App 20050281080 - Dray, Cyrille ; et al.	2005-12-22
Memory architecture with segmented writing lines App 20050281090 - Dray, Cyrille ; et al.	2005-12-22
Electrically erasable and programmable, non-volatile semiconductor memory device having a single layer of gate material, and corresponding memory plane App 20050219912 - Gendrier, Philippe ; et al.	2005-10-06
Non-volatile programmable and electrically erasable memory with a single layer of gate material Grant 6,940,119 - Dray , et al. September 6, 2	2005-09-06
Switch arrangement for switching a node between different voltages without generating combinational currents App 20050077924 - Dray, Cyrille	2005-04-14
Device for controlling a circuit generating reference voltages Grant 6,850,112 - Dray February 1, 2	2005-02-01
Device for controlling a circuit generating reference voltages App 20040113680 - Dray, Cyrille	2004-06-17
Memory cell of the famos type having several programming logic levels Grant 6,728,135 - Dray , et al. April 27, 2	2004-04-27
Non-volatile programable and electrically erasable memory with a single layer of gate material App 20040062108 - Dray, Cyrille ; et al.	2004-04-01
FAMOS type non-volatile memory Grant 6,707,697 - Dray , et al. March 16, 2	2004-03-16
Method of erasing a FAMOS memory cell and a corresponding memory cell Grant 6,667,909 - Fournel , et al. December 23, 2	2003-12-23
High-voltage switching device and application to a non-volatile memory Grant 6,639,427 - Dray , et al. October 28, 2	2003-10-28
Non-volatile memory architecture and integrated circuit comprising a corresponding memory Grant 6,639,838 - Fournel , et al. October 28, 2	2003-10-28
Non-volatile memory cell Grant 6,639,270 - Dray October 28, 2	2003-10-28
Memory cell of the famos type having several programming logic levels App 20030063498 - Dray, Cyrille ; et al.	2003-04-03
Non-volatile memory architecture and integrated circuit comprising a corresponding memory App 20020186599 - Fournel, Richard ; et al.	2002-12-12
Method of erasing a FAMOS memory cell and a corresponding memory cell App 20020176289 - Fournel, Richard ; et al.	2002-11-28
FAMOS type non-volatile memory App 20020175353 - Dray, Cyrille ; et al.	2002-11-28
High-voltage switching device and application to a non-volatile memory App 20020079545 - Dray, Cyrille ; et al.	2002-06-27
Non-volatile memory cell App 20020050610 - Dray, Cyrille	2002-05-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.