Douriet; Daniel

Patent Applications and Registrations

Patent applications and USPTO patent grants for Douriet; Daniel.The latest application filed is for "fabrication method for circuit substrate having post-fed die side power supply connections".

Company Profile

1.19.19

Douriet; Daniel - Round Rock TX
Douriet; Daniel - Austin TX
Douriet; Daniel - Chandler AZ

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Fabrication method for circuit substrate having post-fed die side power supply connections Grant 8,722,536 - Douriet , et al. May 13, 2	2014-05-13
Fabrication Method For Circuit Substrate Having Post-fed Die Side Power Supply Connections App 20130316534 - Douriet; Daniel ; et al.	2013-11-28
Fabrication method for circuit substrate having post-fed die side power supply connections Grant 8,586,476 - Douriet , et al. November 19, 2	2013-11-19
Power delivery analysis and design Grant 8,055,486 - Douriet , et al. November 8, 2	2011-11-08
Method for detecting noise events in systems with time variable operating points Grant 7,920,978 - Douriet , et al. April 5, 2	2011-04-05
Enhancing a power distribution system in a ceramic integrated circuit package Grant 7,917,870 - Douriet March 29, 2	2011-03-29
Circuit substrate having post-fed die side power supply connections Grant 7,863,724 - Douriet , et al. January 4, 2	2011-01-04
Fabrication Method For Circuit Substrate Having Post-fed Die Side Power Supply Connections App 20100330797 - Douriet; Daniel ; et al.	2010-12-30
Design method and system for minimizing blind via current loops Grant 7,765,504 - Douriet , et al. July 27, 2	2010-07-27
Method and apparatus for facilitating signal transmission using differential transmission lines Grant 7,671,273 - Douriet , et al. March 2, 2	2010-03-02
Fabricating substrates having low inductance via arrangements Grant 7,614,141 - Douriet , et al. November 10, 2	2009-11-10
Mitigate power supply noise response by throttling execution units based upon voltage sensing Grant 7,607,028 - Douriet , et al. October 20, 2	2009-10-20
Circuit Substrate Having Post-Fed Die Side Power Supply Connections App 20090200074 - Douriet; Daniel ; et al.	2009-08-13
Method And Apparatus For Facilitating Signal Transmission Using Differential Transmission Lines App 20090091401 - Douriet; Daniel ; et al.	2009-04-09
Method for Detecting Noise Events in Systems with Time Variable Operating Points App 20090048794 - Douriet; Daniel ; et al.	2009-02-19
Design Method and System for Minimizing Blind Via Current Loops App 20090031270 - Douriet; Daniel ; et al.	2009-01-29
Apparatus and method for selectively monitoring multiple voltages in an IC or other electronic chip Grant 7,469,199 - Douriet , et al. December 23, 2	2008-12-23
Method for detecting noise events in systems with time variable operating points Grant 7,467,050 - Douriet , et al. December 16, 2	2008-12-16
System DC Analysis Methodology Grant 7,460,986 - Douriet , et al. December 2, 2	2008-12-02
System Dc Analysis Methodology App 20080294414 - Douriet; Daniel ; et al.	2008-11-27
Method and computer program product for designing power distribution system in a circuit Grant 7,376,914 - Douriet , et al. May 20, 2	2008-05-20
Analyzing Impedance Discontinuities In A Printed Circuit Board App 20080109773 - Douriet; Daniel	2008-05-08
Method, Apparatus, and Computer Program Product for Enhancing a Power Distribution System in a Ceramic Integrated Circuit Package App 20080022233 - Douriet; Daniel	2008-01-24
Method for Detecting Noise Events in Systems with Time Variable Operating Points App 20070288182 - Douriet; Daniel ; et al.	2007-12-13
Mitigate Power Supply Noise Response by Throttling Execution Units Based Upon Voltage Sensing App 20070283172 - Douriet; Daniel ; et al.	2007-12-06
System DC Analysis Methodology App 20070260444 - Douriet; Daniel ; et al.	2007-11-08
Method and Computer Program Product for Designing Power Distribution System in a Circuit App 20070250796 - Douriet; Daniel ; et al.	2007-10-25
Apparatus and Method for Selectively Monitoring Multiple Voltages in an IC or other Electronic Chip App 20070239387 - Douriet; Daniel ; et al.	2007-10-11
Method, apparatus, and computer program product for enhancing a power distribution system in a ceramic integrated circuit package Grant 7,275,222 - Douriet September 25, 2	2007-09-25
Method, apparatus and computer program product for implementing enhanced high frequency return current paths utilizing decoupling capacitors in a package design Grant 7,272,809 - Becker , et al. September 18, 2	2007-09-18
Low inductance via arrangement for multilayer ceramic substrates App 20070187468 - Douriet; Daniel ; et al.	2007-08-16
Method, apparatus, and computer program product for enhancing a power distribution system in a ceramic integrated circuit package App 20060123374 - Douriet; Daniel	2006-06-08
Connector with conductors exposed to exterior air to facilitate heat removal App 20060035488 - Bosco; Frank E. ; et al.	2006-02-16
Method, structure, and computer program product for implementing high frequency return current paths within electronic packages Grant 6,993,739 - Becker , et al. January 31, 2	2006-01-31
Method, apparatus and computer program product for implementing enhanced high frequency return current paths utilizing decoupling capacitors in a package design App 20050108671 - Becker, Darryl John ; et al.	2005-05-19
Method, structure, and computer program product for implementing high frequency return current paths within electronic packages App 20050086623 - Becker, Darryl John ; et al.	2005-04-21
Multiple resonant frequency decoupling capacitor Grant 5,422,782 - Hernandez , et al. June 6, 1	1995-06-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.