Dostalik; William W.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Dostalik; William W..The latest application filed is for "poison-free and low ulk damage integration scheme for damascene interconnects".

Company Profile

0.5.8

Dostalik; William W. - Plano TX
Dostalik; William W. - Richardson TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Poison-free and low ULK damage integration scheme for damascene interconnects Grant 8,008,200 - Jiang , et al. August 30, 2	2011-08-30
Poison-free And Low Ulk Damage Integration Scheme For Damascene Interconnects App 20110143533 - Jiang; Ping ; et al.	2011-06-16
Poison-free and low ULK damage integration scheme for damascene interconnects Grant 7,884,019 - Jiang , et al. February 8, 2	2011-02-08
Poison-free And Low Ulk Damage Integration Scheme For Damascene Interconnects App 20080305625 - Jiang; Ping ; et al.	2008-12-11
Method For Prevention Of Resist Poisoning In Integrated Circuit Fabrication App 20080057701 - Engbrecht; Edward Raymond ; et al.	2008-03-06
Semiconductive Device Having Resist Poison Aluminum Oxide Barrier And Method Of Manufacture App 20070290347 - Dostalik; William W. ; et al.	2007-12-20
Semiconductor device fabricated using a carbon-containing film as a contact etch stop layer App 20070210421 - Bu; Haowen ; et al.	2007-09-13
Method for etch-stop layer etching during damascene dielectric etching with low polymerization Grant 7,067,435 - Dostalik June 27, 2	2006-06-27
Method for etch-stop layer etching during damascene dielectric etching with low polymerization App 20060068592 - Dostalik; William W.	2006-03-30
Dual damascene pattern liner Grant 6,984,580 - Dostalik , et al. January 10, 2	2006-01-10
Dual damascene pattern liner App 20040222527 - Dostalik, William W. ; et al.	2004-11-11
Dual damascene pattern liner App 20040222529 - Dostalik, William W. ; et al.	2004-11-11
Wafer clamping method Grant 5,268,067 - Dostalik , et al. December 7, 1	1993-12-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.