loadpatents
Patent applications and USPTO patent grants for Dormans; Guido Jozef Maria.The latest application filed is for "floating-gate device and method therefor".
Patent | Date |
---|---|
Floating-gate Device And Method Therefor App 20150102398 - Van der Vegt; Henderikus Albert ;   et al. | 2015-04-16 |
Conductive spacers extended floating gates Grant 8,278,202 - Hendricks , et al. October 2, 2 | 2012-10-02 |
Floating-Gate Device and Method Therefor App 20120043600 - Van der Vegt; Henderikus Albert ;   et al. | 2012-02-23 |
Memory Cell App 20110298034 - Boter; Johan Dick ;   et al. | 2011-12-08 |
Conductive spacers extended floating gates Grant 8,063,429 - Hendriks , et al. November 22, 2 | 2011-11-22 |
Conductive Spacers Extended Floating Gates App 20090087976 - Hendriks; Antonius Maria Petrus ;   et al. | 2009-04-02 |
Conductive Spacers Extended Floating Gates App 20080283899 - HENDRIKS; ANTONIUS MARIA PETRUS JOHANNES ;   et al. | 2008-11-20 |
Conductive spacers extended floating gates Grant 7,416,939 - Hendriks , et al. August 26, 2 | 2008-08-26 |
Multilevel poly-Si tiling for semiconductor circuit manufacture Grant 7,148,103 - Hendriks , et al. December 12, 2 | 2006-12-12 |
Semiconductor device having a byte-erasable EEPROM memory Grant 7,006,381 - Dormans , et al. February 28, 2 | 2006-02-28 |
Semiconductor device having a byte-erasable eeprom memory App 20050052918 - Dormans, Guido Jozef Maria ;   et al. | 2005-03-10 |
Multilevel poly-si tiling for semiconductor circuit manufacture App 20040253827 - Hendriks, Antonius Maria Petrus Johannes ;   et al. | 2004-12-16 |
Non-volatile memory cells, high voltage transistors and logic transistors integrated on a single chip Grant 6,815,755 - Colclaser , et al. November 9, 2 | 2004-11-09 |
Non-volatile memory cells, high voltage transistors and logic transistors integrated on a single chip App 20030168694 - Colclaser, Roy Arthur ;   et al. | 2003-09-11 |
Semiconductor device and method of manufacturing same App 20020182807 - Dormans, Guido Jozef Maria | 2002-12-05 |
Semiconductor device comprising an EEPROM memory and a FLASH-EPROM memory, and method of manufacturing such a semiconductor device App 20020130352 - Dormans, Guido Jozef Maria ;   et al. | 2002-09-19 |
Virtual-ground, split-gate flash memory cell arrangements and method for producing same App 20010030341 - Verhaar, Robertus Dominicus Joseph ;   et al. | 2001-10-18 |
Non-volatile Memory Cells, High Voltage Transistors And Logic Transistors Integrated On A Single Chip App 20010004120 - Colclaser, Roy Arthur ;   et al. | 2001-06-21 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.