loadpatents
Patent applications and USPTO patent grants for Dogra; Neeraj.The latest application filed is for "tile-cell interpolation".
Patent | Date |
---|---|
Tile-cell interpolation Grant 10,579,775 - Schuppe , et al. | 2020-03-03 |
Tile-cell Interpolation App 20200019669 - Schuppe; Vincent Philippe ;   et al. | 2020-01-16 |
Pin-based noise characterization for silicon compiler Grant 10,296,688 - Chollangi , et al. | 2019-05-21 |
Corner database generator Grant 10,140,399 - Zhu , et al. Nov | 2018-11-27 |
Corner Database Generator App 20180173822 - Zhu; Hongwei ;   et al. | 2018-06-21 |
Pin-Based Noise Characterization for Silicon Compiler App 20180173834 - Chollangi; Mouli Rajaram ;   et al. | 2018-06-21 |
Reduction of process antenna effects in integrated circuits Grant 6,292,927 - Gopisetty , et al. September 18, 2 | 2001-09-18 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.