Dodrill; James Dennis
Patent Applications and Registrations
Patent applications and USPTO patent grants for Dodrill; James Dennis.The latest application filed is for "multiplier circuitry".
- Dodrill; James Dennis - Dripping Springs TX
- Dodrill; James Dennis - Austin TX
| Patent | Date |
|---|---|
| Multiplier Circuitry App 20210157603 - Shekhar; Shardendu ; et al. | 2021-05-27 |
| Non-volatile Memory On Chip App 20210133027 - IRBY; Joel Thornton ; et al. | 2021-05-06 |
| Critical path architect Grant 10,641,822 - Balasubramanian , et al. | 2020-05-05 |
| Sequential logic device with single-phase clock operation Grant 10,187,063 - Scantlin , et al. Ja | 2019-01-22 |
| Location-based optimization for memory systems Grant 10,020,031 - Chong , et al. July 10, 2 | 2018-07-10 |
| Critical Path Architect App 20180074116 - Balasubramanian; Satheesh ; et al. | 2018-03-15 |
| Apparatus and method for reduced latency signal synchronization Grant 9,912,338 - Dodrill , et al. March 6, 2 | 2018-03-06 |
| Method and apparatus for adjusting a timing derate for static timing analysis Grant 9,892,220 - Frederick, Jr. , et al. February 13, 2 | 2018-02-13 |
| Critical path architect Grant 9,823,298 - Balasubramanian , et al. November 21, 2 | 2017-11-21 |
| Apparatus and method for reduced latency signal synchronization Grant 9,825,636 - Dodrill , et al. November 21, 2 | 2017-11-21 |
| Method And Apparatus For Adjusting A Timing Derate For Static Timing Analysis App 20170185709 - FREDERICK, JR.; Marlin Wayne ; et al. | 2017-06-29 |
| Method for adjusting a timing derate for static timing analysis Grant 9,690,889 - Frederick, Jr. , et al. June 27, 2 | 2017-06-27 |
| Measurements circuitry and method for generating an oscillating output signal used to derive timing information Grant 9,651,620 - Manohar , et al. May 16, 2 | 2017-05-16 |
| Location-Based Optimization for Memory Systems App 20170117022 - Chong; Yew Keong ; et al. | 2017-04-27 |
| Critical Path Architect App 20170045576 - Balasubramanian; Satheesh ; et al. | 2017-02-16 |
| Method For Adjusting A Timing Derate For Static Timing Analysis App 20160357894 - FREDERICK, JR.; Marlin Wayne ; et al. | 2016-12-08 |
| Synchroniser flip-flop Grant 9,479,147 - Balasubramanian , et al. October 25, 2 | 2016-10-25 |
| Measurements Circuitry And Method For Generating An Oscillating Output Signal Used To Derive Timing Information App 20160124045 - MANOHAR; Ramesh ; et al. | 2016-05-05 |
| Synchroniser Flip-flop App 20160126939 - BALASUBRAMANIAN; Satheesh ; et al. | 2016-05-05 |
| Method of and apparatus for reducing power consumption within an integrated circuit Grant 8,024,591 - Bertelsen , et al. September 20, 2 | 2011-09-20 |
| Method of and Apparatus for Reducing Power Consumption within an Integrated Circuit App 20080307244 - Bertelsen; Lars Seondergaard ; et al. | 2008-12-11 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 