Doddapaneni; Kalyan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Doddapaneni; Kalyan.The latest application filed is for "separate probe and bond regions of an integrated circuit".

Company Profile

0.11.9

Doddapaneni; Kalyan - Milpitas CA
Doddapaneni; Kalyan - Mountain View CA
Doddapaneni; Kalyan - Sunnyvale CA
Doddapaneni; Kalyan - Mt. View CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Flipchip bump patterns for efficient I-mesh power distribution schemes Grant 8,350,375 - Ali , et al. January 8, 2	2013-01-08
Disabling unused IO resources in platform-based integrated circuits Grant 8,151,237 - Ali , et al. April 3, 2	2012-04-03
Separate probe and bond regions of an integrated circuit Grant 8,115,321 - Ali , et al. February 14, 2	2012-02-14
Method and apparatus of power ring positioning to minimize crosstalk Grant 7,863,716 - Ali , et al. January 4, 2	2011-01-04
Separate Probe And Bond Regions Of An Integrated Circuit App 20100276816 - ALI; ANWAR ; et al.	2010-11-04
Power configuration method for structured ASICs Grant 7,737,564 - Ali , et al. June 15, 2	2010-06-15
Method And Apparatus Of Power Ring Positioning To Minimize Crosstalk App 20090321897 - Ali; Anwar ; et al.	2009-12-31
Flipchip Bump Patterns For Efficient I-mesh Power Distribution Schemes App 20090283904 - Ali; Anwar ; et al.	2009-11-19
Method and apparatus of power ring positioning to minimize crosstalk Grant 7,569,472 - Ali , et al. August 4, 2	2009-08-04
Pad current splitting Grant 7,554,133 - Ali , et al. June 30, 2	2009-06-30
Disabling unused IO resources in platform-based integrated circuits App 20080320432 - Ali; Anwar ; et al.	2008-12-25
Disabling unused IO resources in platform-based integrated circuits Grant 7,430,730 - Ali , et al. September 30, 2	2008-09-30
Method and apparatus of power ring positioning to minimize crosstalk App 20080099905 - Ali; Anwar ; et al.	2008-05-01
Cell-based method for creating slotted metal in semiconductor designs Grant 7,328,417 - Ali , et al. February 5, 2	2008-02-05
Power configuration method for structured ASICs App 20070164451 - Ali; Anwar ; et al.	2007-07-19
System for implementing a configurable integrated circuit Grant 7,075,179 - Ali , et al. July 11, 2	2006-07-11
System for implementing a configurable integrated circuit App 20060131725 - Ali; Anwar ; et al.	2006-06-22
Disabling unused IO resources in platform-based integrated circuits App 20060022687 - Ali; Anwar ; et al.	2006-02-02
Cell-based method for creating slotted metal in semiconductor designs App 20050125759 - Ali, Anwar ; et al.	2005-06-09
Integrated circuit having adaptable core and input/output regions with multi-layer pad trace conductors Grant 6,798,069 - Ali , et al. September 28, 2	2004-09-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.