loadpatents
Patent applications and USPTO patent grants for Djordjevic; Srdjan.The latest application filed is for "integrated buffer device".
Patent | Date |
---|---|
Memory module with ranks of memory chips Grant 7,984,355 - Djordjevic July 19, 2 | 2011-07-19 |
Memory module having buffer and memory ranks addressable by respective selection signal Grant 7,861,029 - Djordjevic December 28, 2 | 2010-12-28 |
Semiconductor memory arrangement Grant 7,839,712 - Djordjevic November 23, 2 | 2010-11-23 |
Semiconductor memory module with error correction Grant 7,681,108 - Moosrainer , et al. March 16, 2 | 2010-03-16 |
Buffer component for a memory module, and a memory module and a memory system having such buffer component Grant 7,646,650 - Braun , et al. January 12, 2 | 2010-01-12 |
Integrated Buffer Device App 20090307417 - Djordjevic; Srdjan | 2009-12-10 |
Memory Module, Method For Manufacturing A Memory Module And Computer System App 20090180260 - Djordjevic; Srdjan | 2009-07-16 |
Semiconductor Memory Arrangement and System App 20090141581 - Djordjevic; Srdjan | 2009-06-04 |
Memory apparatus with a bus architecture Grant 7,515,451 - Djordjevic April 7, 2 | 2009-04-07 |
Semiconductor Memory Arrangement App 20090037683 - Djordjevic; Srdjan | 2009-02-05 |
Integrated Circuit, Memory Module And System App 20090019195 - DJORDJEVIC; SRDJAN | 2009-01-15 |
Memory Module App 20080301370 - Djordjevic; Srdjan ;   et al. | 2008-12-04 |
Memory Module App 20080259670 - Djordjevic; Srdjan | 2008-10-23 |
Memory Module with Ranks of Memory Chips App 20080250292 - Djordjevic; Srdjan | 2008-10-09 |
Circuit board for reducing crosstalk of signals Grant 7,375,983 - Djordjevic , et al. May 20, 2 | 2008-05-20 |
Integrated Circuit Including Printed Circuit Board For A Memory Module And Method For Manufacturing App 20080099238 - Djordjevic; Srdjan | 2008-05-01 |
Memory system and method for operating a memory system App 20080084769 - RaghuRam; Siva ;   et al. | 2008-04-10 |
Memory Apparatus with a Bus Architecture App 20080071956 - Djordjevic; Srdjan | 2008-03-20 |
Semiconductor memory module with bus architecture Grant 7,298,668 - Hoppe , et al. November 20, 2 | 2007-11-20 |
Circuit Arrangement for Coupling a Voltage Supply to a Semiconductor Component, Method for Producing the Circuit Arrangement, and Data Processing Device Comprising the Circuit Arrangement App 20070249209 - Djordjevic; Srdjan ;   et al. | 2007-10-25 |
Signal Routing in a Multilayered Printed Circuit Board App 20070205498 - Djordjevic; Srdjan ;   et al. | 2007-09-06 |
Semiconductor memory module App 20070189049 - Djordjevic; Srdjan ;   et al. | 2007-08-16 |
Semiconductor memory module with error correction App 20070033490 - Moosrainer; Karl-Heinz ;   et al. | 2007-02-08 |
Semiconductor memory module with bus architecture App 20070019494 - Moosrainer; Karl-Heinz ;   et al. | 2007-01-25 |
Stacked semiconductor memory device App 20060255459 - Muff; Simon ;   et al. | 2006-11-16 |
Buffer component for a memory module, and a memory module and a memory system having such buffer component App 20060227627 - Braun; Georg ;   et al. | 2006-10-12 |
Circuit board for reducing crosstalk of signals App 20060180917 - Djordjevic; Srdjan ;   et al. | 2006-08-17 |
Semiconductor memory module for improvement of signal integrity App 20060184756 - Djordjevic; Srdjan ;   et al. | 2006-08-17 |
Semiconductor memory module with bus architecture App 20060171247 - Hoppe; Wolfgang ;   et al. | 2006-08-03 |
Semiconductor memory module Grant 7,078,793 - Ruckerbauer , et al. July 18, 2 | 2006-07-18 |
Semiconductor memory module App 20050047250 - Ruckerbauer, Hermann ;   et al. | 2005-03-03 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.