Djara; Vladimir
Patent Applications and Registrations
Patent applications and USPTO patent grants for Djara; Vladimir.The latest application filed is for "fabricating raised source drain contacts of a cmos structure".
- Djara; Vladimir - Kilchberg CH
- Djara; Vladimir - Rueschlikon CH
- DJARA; Vladimir - Cork IE
| Patent | Date |
|---|---|
| Array of optoelectronic structures and fabrication thereof Grant 10,529,771 - Borg , et al. J | 2020-01-07 |
| Fabricating contacts of a CMOS structure Grant 10,410,926 - Czornomaz , et al. Sept | 2019-09-10 |
| Fabricating raised source drain contacts of a CMOS structure Grant 10,304,934 - Czornomaz , et al. | 2019-05-28 |
| Fabrication of semiconductor structures Grant 10,256,092 - Caimi , et al. | 2019-04-09 |
| Fabricating Raised Source Drain Contacts Of A Cmos Structure App 20180350925 - Czornomaz; Lukas ; et al. | 2018-12-06 |
| Fabricating raised source drain contacts of a CMOS structure Grant 10,103,234 - Czornomaz , et al. October 16, 2 | 2018-10-16 |
| Fabricating Raised Source Drain Contacts Of A Cmos Structure App 20180294338 - Czornomaz; Lukas ; et al. | 2018-10-11 |
| Fabricating Contacts Of A Cmos Structure App 20180294193 - Czornomaz; Lukas ; et al. | 2018-10-11 |
| Array Of Optoelectronic Structures And Fabrication Thereof App 20180190693 - Borg; Mattias B. ; et al. | 2018-07-05 |
| Fabricating contacts of a CMOS structure Grant 9,997,409 - Czornomaz , et al. June 12, 2 | 2018-06-12 |
| Fabricating contacts of a CMOS structure Grant 9,984,929 - Czornomaz , et al. May 29, 2 | 2018-05-29 |
| Design/technology co-optimization platform for high-mobility channels CMOS technology Grant 9,953,125 - Caimi , et al. April 24, 2 | 2018-04-24 |
| Array of optoelectronic structures and fabrication thereof Grant 9,923,022 - Borg , et al. March 20, 2 | 2018-03-20 |
| Fabricating raised source drain contacts of a CMOS structure Grant 9,917,164 - Czornomaz , et al. March 13, 2 | 2018-03-13 |
| Fabricating a dual gate stack of a CMOS structure Grant 9,881,921 - Czornomaz , et al. January 30, 2 | 2018-01-30 |
| Array Of Optoelectronic Structures And Fabrication Thereof App 20180006069 - Borg; Mattias B. ; et al. | 2018-01-04 |
| Design/technology Co-optimization Platform For High-mobility Channels Cmos Technology App 20170364623 - Caimi; Daniele ; et al. | 2017-12-21 |
| Fabrication Of Semiconductor Structures App 20170294307 - Caimi; Daniele ; et al. | 2017-10-12 |
| Fabricating a dual gate stack of a CMOS structure Grant 9,786,664 - Czornomaz , et al. October 10, 2 | 2017-10-10 |
| Fabricating a Dual Gate Stack of a CMOS Structure App 20170229352 - Czornomaz; Lukas ; et al. | 2017-08-10 |
| Fabricating a Dual Gate Stack of a CMOS Structure App 20170229460 - CZORNOMAZ; Lukas ; et al. | 2017-08-10 |
| Fabrication of semiconductor structures Grant 9,704,757 - Caimi , et al. July 11, 2 | 2017-07-11 |
| Fabrication of a CMOS structure Grant 9,673,104 - Czornomaz , et al. June 6, 2 | 2017-06-06 |
| Fabrication of hybrid semiconductor circuits Grant 9,564,452 - Caimi , et al. February 7, 2 | 2017-02-07 |
| Junctionless Nanowire Transistors For 3d Monolithic Integration Of Cmos Inverters App 20160043074 - HURLEY; Paul ; et al. | 2016-02-11 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 