loadpatents
Patent applications and USPTO patent grants for Djafarian; Karim.The latest application filed is for "a processor with apparatus for verifying instruction parallelism".
Patent | Date |
---|---|
Preventing the execution of a set of instructions in parallel based on an indication that the instructions were erroneously pre-coded for parallel execution Grant 6,742,110 - Djafarian , et al. May 25, 2 | 2004-05-25 |
Dual access instruction and compound memory access instruction with compatible address fields Grant 6,681,319 - Djafarian , et al. January 20, 2 | 2004-01-20 |
Microprocessors Grant 6,658,578 - Laurenti , et al. December 2, 2 | 2003-12-02 |
Linear vector computation Grant 6,557,097 - Clave , et al. April 29, 2 | 2003-04-29 |
A Processor With Apparatus For Verifying Instruction Parallelism App 20030074543 - Djafarian, Karim ;   et al. | 2003-04-17 |
Circular buffer management Grant 6,363,470 - Laurenti , et al. March 26, 2 | 2002-03-26 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.