loadpatents
name:-0.0035190582275391
name:-0.018349885940552
name:-0.0005180835723877
Dixit; Pankaj Patent Filings

Dixit; Pankaj

Patent Applications and Registrations

Patent applications and USPTO patent grants for Dixit; Pankaj.The latest application filed is for "storage device with rapid overlay access".

Company Profile
0.13.2
  • Dixit; Pankaj - Bangalore IN
  • Dixit; Pankaj - Mountain View CA
  • Dixit; Pankaj - San Jose CA
  • Dixit; Pankaj - Sunnyvale CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Storage device with rapid overlay access
Grant 10,558,576 - Gopalakrishnan , et al. Feb
2020-02-11
Storage Device With Rapid Overlay Access
App 20190227938 - Gopalakrishnan; Raghavendra Das ;   et al.
2019-07-25
Method and apparatus for efficiently locating and automatically correcting certain violations in a complex existing circuit layout
Grant 7,096,447 - Li , et al. August 22, 2
2006-08-22
Grounded fill in a large scale integrated circuit
Grant 6,608,335 - Dixit , et al. August 19, 2
2003-08-19
Grounded fill in a large scale integrated circuit
App 20020185664 - Dixit, Pankaj ;   et al.
2002-12-12
Antifuse circuit structure for use in a field programmable gate array and method of manufacture thereof
Grant 5,493,147 - Holzworth , et al. February 20, 1
1996-02-20
Antifuse circuit structure for use in a field programmable gate array and method of manufacture thereof
Grant 5,384,481 - Holzworth , et al. January 24, 1
1995-01-24
Antifuse with nonstoichiometric tin layer and method of manufacture thereof
Grant 5,329,153 - Dixit July 12, 1
1994-07-12
Improved method of fabricating antifuses in an integrated circuit device and resulting structure
Grant 5,322,812 - Dixit , et al. June 21, 1
1994-06-21
Plug contact with antifuse
Grant 5,233,217 - Dixit , et al. August 3, 1
1993-08-03
Process for avoiding spin-on-glass cracking in high aspect ratio cavities
Grant 5,192,715 - Sliwa, Jr. , et al. March 9, 1
1993-03-09
Avoiding spin-on-glass cracking in high aspect ratio cavities
Grant 5,119,164 - Sliwa, Jr. , et al. June 2, 1
1992-06-02
Contact plug and interconnect employing a barrier lining and a backfilled conductor material
Grant 4,960,732 - Dixit , et al. October 2, 1
1990-10-02
Contact plug and interconnect employing a barrier lining and a backfilled conductor material
Grant 4,884,123 - Dixit , et al. November 28, 1
1989-11-28
High speed interconnect system with refractory non-dogbone contacts and an active electromigration suppression mechanism
Grant 4,847,674 - Sliwa , et al. July 11, 1
1989-07-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed