loadpatents
name:-0.011303901672363
name:-0.0074460506439209
name:-0.0058829784393311
Dirnstorfer; Ingo Patent Filings

Dirnstorfer; Ingo

Patent Applications and Registrations

Patent applications and USPTO patent grants for Dirnstorfer; Ingo.The latest application filed is for "power semiconductor device".

Company Profile
7.7.11
  • Dirnstorfer; Ingo - Dresden DE
  • Dirnstorfer; Ingo - Eindhoven NL
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Power Semiconductor Device
App 20220140135 - Griebl; Erich ;   et al.
2022-05-05
Mesa Contact for MOS Controlled Power Semiconductor Device
App 20220069079 - Queitsch; Ute ;   et al.
2022-03-03
Method of forming a power semiconductor device
Grant 11,257,946 - Griebl , et al. February 22, 2
2022-02-22
Power Semiconductor Switch Having a Cross-Trench Structure
App 20210313460 - Dainese; Matteo ;   et al.
2021-10-07
Power Semiconductor Device with p-contact
App 20210272843 - Beninger-Bina; Markus ;   et al.
2021-09-02
Power semiconductor device having a cross-trench arrangement
Grant 11,075,290 - Dainese , et al. July 27, 2
2021-07-27
Power semiconductor device with reliably verifiable p-contact and method
Grant 11,018,051 - Beninger-Bina , et al. May 25, 2
2021-05-25
Power semiconductor switch with improved controllability
Grant 11,011,629 - Beninger-Bina , et al. May 18, 2
2021-05-18
Power Semiconductor Device and Method of Forming a Power Semiconductor Device
App 20200235235 - Griebl; Erich ;   et al.
2020-07-23
Power Semiconductor Switch with Improved Controllability
App 20200168727 - Beninger-Bina; Markus ;   et al.
2020-05-28
Power Semiconductor Device with Reliably Verifiable p-contact and Method
App 20200066579 - Beninger-Bina; Markus ;   et al.
2020-02-27
Power Semiconductor Device Having a Cross-Trench Arrangement
App 20190273155 - Dainese; Matteo ;   et al.
2019-09-05
Power semiconductor device with dV/dt controllability and cross-trench arrangement
Grant 10,304,952 - Dainese , et al.
2019-05-28
Power Semiconductor Device with dV/dt Controllability and Cross-Trench Arrangement
App 20180342605 - Dainese; Matteo ;   et al.
2018-11-29
Lithographic apparatus with alignment subsystem, device manufacturing method, and device manufactured thereby
Grant 7,002,667 - Levasier , et al. February 21, 2
2006-02-21
Lithographic apparatus with alignment subsystem, device manufacturing method, using alignment, and alignment structure
Grant 6,995,831 - Levasier , et al. February 7, 2
2006-02-07
Lithographic apparatus with alignment subsystem, device manufacturing method, and device manufactured thereby
App 20050146699 - Levasier, Leon Martin ;   et al.
2005-07-07
Lithographic apparatus with alignment subsystem, device manufacturing method, and device manufactured thereby
App 20040179184 - Levasier, Leon Martin ;   et al.
2004-09-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed