loadpatents
Patent applications and USPTO patent grants for Dirik; Cagdas.The latest application filed is for "cache line data".
Patent | Date |
---|---|
Low latency cache for non-volatile memory in a hybrid DIMM Grant 11,397,683 - Simionescu , et al. July 26, 2 | 2022-07-26 |
Managing processing of memory commands in a memory subsystem with a high latency backing store Grant 11,301,383 - La Fratta , et al. April 12, 2 | 2022-04-12 |
Cache Line Data App 20220083236 - Dirik; Cagdas ;   et al. | 2022-03-17 |
Cache line data Grant 11,188,234 - Dirik , et al. November 30, 2 | 2021-11-30 |
Dynamically Sized Redundant Write Buffer With Sector-based Tracking App 20210357332 - Dirik; Cagdas ;   et al. | 2021-11-18 |
Low Latency Cache For Non-volatile Memory In A Hybrid Dimm App 20210089454 - Simionescu; Horia C. ;   et al. | 2021-03-25 |
Cache Line Data App 20190065072 - Dirik; Cagdas ;   et al. | 2019-02-28 |
Cache Buffer App 20190065373 - Dirik; Cagdas ;   et al. | 2019-02-28 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.