Dimitrova; Milena

Patent Applications and Registrations

Patent applications and USPTO patent grants for Dimitrova; Milena.The latest application filed is for "integrated circuit having a resistively switching memory and method".

Company Profile

0.5.9

Dimitrova; Milena - Munich DE
Dimitrova; Milena - Muenchen DE
Dimitrova; Milena - Unterhaching DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Integrated circuit having a resistively switching memory and method Grant 7,656,697 - Markert , et al. February 2, 2	2010-02-02
Memory circuit including a resistive memory element and method for operating such a memory circuit Grant 7,599,209 - Hoenigschmid , et al. October 6, 2	2009-10-06
Resistive memory device and method for writing to a resistive memory cell in a resistive memory device Grant 7,518,902 - Hoenigschmid , et al. April 14, 2	2009-04-14
Integrated Circuit Having A Resistively Switching Memory And Method App 20080239788 - Markert; Michael ; et al.	2008-10-02
Method and memory circuit for operating a resistive memory cell Grant 7,428,163 - Hoenigschmid , et al. September 23, 2	2008-09-23
Integrated Circuit Having A Resistive Memory App 20080192529 - HOENIGSCHMID; Heinz ; et al.	2008-08-14
Methods for generating a reference voltage and for reading a memory cell and circuit configurations implementing the methods Grant 7,342,819 - Liaw , et al. March 11, 2	2008-03-11
Memory Circuit App 20080056041 - Liaw; Corvin ; et al.	2008-03-06
Memory device and method of improving the reliability of a memory device App 20080043544 - Liaw; Corvin ; et al.	2008-02-21
Method And Memory Circuit For Operating A Resistive Memory Cell App 20080019163 - Hoenigschmid; Heinz ; et al.	2008-01-24
Methods for generating a reference voltage and for reading a memory cell and circuit configurations implementing the methods App 20070206402 - Liaw; Corvin ; et al.	2007-09-06
Memory circuit having a resistive memory cell and method for operating such a memory circuit App 20070195580 - Hoenigschmid; Heinz ; et al.	2007-08-23
Memory circuit including a resistive memory element and method for operating such a memory circuit App 20070171698 - Hoenigschmid; Heinz ; et al.	2007-07-26
CBRAM memory device and method for writing to a resistive memory cell in a CBRAM memory device App 20070171697 - Hoenigschmid; Heinz ; et al.	2007-07-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.