Diep; Trung
Patent Applications and Registrations
Patent applications and USPTO patent grants for Diep; Trung.The latest application filed is for "methods and apparatuses for addressing memory caches".
- Diep; Trung - San Jose CA
- Diep; Trung - Palo Alto CA
| Patent | Date |
|---|---|
| Methods and Apparatuses for Addressing Memory Caches App 20210232507 - Diep; Trung ; et al. | 2021-07-29 |
| Methods and apparatuses for addressing memory caches Grant 10,853,261 - Diep , et al. December 1, 2 | 2020-12-01 |
| Wear leveling in a memory system Grant 10,515,010 - Diep , et al. Dec | 2019-12-24 |
| Methods and Apparatuses for Addressing Memory Caches App 20190179768 - Diep; Trung ; et al. | 2019-06-13 |
| Methods and apparatuses for addressing memory caches Grant 10,102,140 - Diep , et al. October 16, 2 | 2018-10-16 |
| Wear Leveling In A Memory System App 20180285259 - Diep; Trung ; et al. | 2018-10-04 |
| Secure text retrieval Grant 10,037,433 - Diep , et al. July 31, 2 | 2018-07-31 |
| Wear leveling in a memory system Grant 9,934,142 - Diep , et al. April 3, 2 | 2018-04-03 |
| Methods And Apparatuses For Addressing Memory Caches App 20170206168 - DIEP; Trung ; et al. | 2017-07-20 |
| Methods and apparatuses for addressing memory caches Grant 9,569,359 - Diep , et al. February 14, 2 | 2017-02-14 |
| Wear Leveling In A Memory System App 20170010964 - Diep; Trung ; et al. | 2017-01-12 |
| Secure Text Retrieval App 20160292451 - Diep; Trung ; et al. | 2016-10-06 |
| Remapping memory cells based on future endurance measurements Grant 9,442,838 - Diep , et al. September 13, 2 | 2016-09-13 |
| Wear leveling in a memory system Grant 9,390,025 - Diep , et al. July 12, 2 | 2016-07-12 |
| Wear Leveling in a Memory System App 20140372707 - Diep; Trung ; et al. | 2014-12-18 |
| Remapping Memory Cells Based on Future Endurance Measurements App 20140115296 - Diep; Trung ; et al. | 2014-04-24 |
| Methods And Apparatuses For Addressing Memory Caches App 20130332668 - Diep; Trung ; et al. | 2013-12-12 |
| Compiler-based scheduling optimization hints for user-level threads Grant 8,205,200 - Liao , et al. June 19, 2 | 2012-06-19 |
| Mechanism to emulate user-level multithreading on an OS-sequestered sequencer Grant 7,810,083 - Chinya , et al. October 5, 2 | 2010-10-05 |
| Compiler-based scheduling optimization hints for user-level threads App 20070124732 - Lia; Shih-wei ; et al. | 2007-05-31 |
| Scheduling optimizations for user-level threads App 20070074217 - Rakvic; Ryan ; et al. | 2007-03-29 |
| Mechanism to emulate user-level multithreading on an OS-sequestered sequencer App 20060150183 - Chinya; Gautham N. ; et al. | 2006-07-06 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 