Di Martino; Alberto Jose'

Patent Applications and Registrations

Patent applications and USPTO patent grants for Di Martino; Alberto Jose'.The latest application filed is for "methods and devices for erasing non-volatile memory".

Company Profile

0.9.6

Di Martino; Alberto Jose' - Palagonia IT
Di Martino; Alberto Jose - Palagonia N/A IT
Di Martino; Alberto Jose - Siracusa IT
Di Martino; Alberto Jose - Syracuse IT
Di Martino; Alberto Jose' - Syracuse IT

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Methods and devices for wear leveling Grant 11,328,778 - Lo Giudice , et al. May 10, 2	2022-05-10
Methods and Devices for Erasing Non-Volatile Memory App 20220044743 - Matranga; Giovanni ; et al.	2022-02-10
Methods And Devices For Wear Leveling App 20220011943 - Lo Giudice; Gianbattista ; et al.	2022-01-13
Methods and devices for erasing non-volatile memory Grant 11,183,255 - Matranga , et al. November 23, 2	2021-11-23
High throughput programming system and method for a phase change non-volatile memory device Grant 9,697,896 - Conte , et al. July 4, 2	2017-07-04
Amplifier circuit with static consumption control and corresponding control method Grant 9,484,872 - Conte , et al. November 1, 2	2016-11-01
High Throughput Programming System And Method For A Phase Change Non-volatile Memory Device App 20150243356 - CONTE; Antonino ; et al.	2015-08-27
Low consumption voltage regulator for a high voltage charge pump, voltage regulation method, and memory device provided with the voltage regulator Grant 8,385,135 - Conte , et al. February 26, 2	2013-02-26
Low Consumption Voltage Regulator For A High Voltage Charge Pump, Voltage Regulation Method, And Memory Device Provided With The Voltage Regulator App 20110069562 - Conte; Antonino ; et al.	2011-03-24
Oscillator and method for operating an oscillator Grant 7,551,041 - Conte , et al. June 23, 2	2009-06-23
Biasing structure for accessing semiconductor memory cell storage elements Grant 7,321,516 - Di Martino , et al. January 22, 2	2008-01-22
Electrically word-erasable non-volatile memory device, and biasing method thereof Grant 7,130,219 - Conte , et al. October 31, 2	2006-10-31
Oscillator and method for operating an oscillator App 20060103477 - Conte; Antonino ; et al.	2006-05-18
Electrically word-erasable non-volatile memory device, and biasing method thereof App 20050195654 - Conte, Antonino ; et al.	2005-09-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.