loadpatents
Patent applications and USPTO patent grants for Dey; Aritra.The latest application filed is for "flicker noise elimination in a double balanced mixer dc bias circuit".
Patent | Date |
---|---|
Flicker noise elimination in a double balanced mixer DC bias circuit Grant 11,381,203 - Dey , et al. July 5, 2 | 2022-07-05 |
Flicker Noise Elimination In A Double Balanced Mixer Dc Bias Circuit App 20220045646 - Dey; Aritra ;   et al. | 2022-02-10 |
Source follower-based sallen-key architecture Grant 10,778,189 - Dey Sept | 2020-09-15 |
Complementary biasing circuits and related methods Grant 9,035,692 - Dey May 19, 2 | 2015-05-19 |
Complementary Biasing Circuits And Related Methods App 20140070868 - Dey; Aritra | 2014-03-13 |
Amplifiers with depletion and enhancement mode thin film transistors and related methods Grant 8,319,561 - Venugopal , et al. November 27, 2 | 2012-11-27 |
Amplifiers With Depletion And Enhancement Mode Thin Film Transistors And Related Methods App 20120206207 - Venugopal; Sameer M. ;   et al. | 2012-08-16 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.