Deutschle; Joerg

Patent Applications and Registrations

Patent applications and USPTO patent grants for Deutschle; Joerg.The latest application filed is for "instruction generation based on selection or non-selection of a special command".

Company Profile

2.17.17

Deutschle; Joerg - Winnenden DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Instruction generation based on selection or non-selection of a special command Grant 11,163,579 - Deutschle , et al. November 2, 2	2021-11-02
Instruction generation based on selection or non-selection of a special command Grant 10,229,035 - Deutschle , et al.	2019-03-12
Instruction Generation Based On Selection Or Non-selection Of A Special Command App 20190073291 - DEUTSCHLE; Joerg ; et al.	2019-03-07
Instruction Generation App 20180067840 - DEUTSCHLE; Joerg ; et al.	2018-03-08
Instruction output dependent on a random number-based selection or non-selection of a special command from a group of commands Grant 9,904,616 - Deutschle , et al. February 27, 2	2018-02-27
Suppressing virtual address translation utilizing bits and instruction tagging Grant 9,697,135 - Deutschle , et al. July 4, 2	2017-07-04
Suppressing Virtual Address Translation Utilizing Bits And Instruction Tagging App 20160321186 - Deutschle; Joerg ; et al.	2016-11-03
Generating coverage data for a switch frequency of HDL or VHDL signals Grant 9,405,870 - Deutschle , et al. August 2, 2	2016-08-02
Suppressing virtual address translation utilizing bits and instruction tagging Grant 9,330,017 - Deutschle , et al. May 3, 2	2016-05-03
Suppressing virtual address translation utilizing bits and instruction tagging Grant 9,330,018 - Deutschle , et al. May 3, 2	2016-05-03
Stack entry overwrite protection Grant 9,262,626 - Deutschle , et al. February 16, 2	2016-02-16
Stack entry overwrite protection Grant 9,245,110 - Deutschle , et al. January 26, 2	2016-01-26
Verifying processor-sparing functionality in a simulation environment Grant 9,098,653 - Letz , et al. August 4, 2	2015-08-04
Reducing microprocessor performance loss due to translation table coherency in a multi-processor system Grant 9,092,382 - Deutschle , et al. July 28, 2	2015-07-28
Reducing microprocessor performance loss due to translation table coherency in a multi-processor system Grant 9,069,715 - Deutschle , et al. June 30, 2	2015-06-30
Stack Entry Overwrite Protection App 20150169869 - Deutschle; Joerg ; et al.	2015-06-18
Stack Entry Overwrite Protection App 20150169868 - Deutschle; Joerg ; et al.	2015-06-18
Verifying processor-sparing functionality in a simulation environment Grant 9,015,025 - Letz , et al. April 21, 2	2015-04-21
Reducing Microprocessor Performance Loss Due To Translation Table Coherency In A Multi-processor System App 20140129786 - Deutschle; Joerg ; et al.	2014-05-08
Reducing Microprocessor Performance Loss Due To Translation Table Coherency In A Multi-processor System App 20140129798 - Deutschle; Joerg ; et al.	2014-05-08
Reducing Microprocessor Performance Loss Due To Translation Table Coherency In A Multi-processor System App 20140129800 - Deutschle; Joerg ; et al.	2014-05-08
Reducing Microprocessor Performance Loss Due To Translation Table Coherency In A Multi-processor System App 20140129789 - Deutschle; Joerg ; et al.	2014-05-08
Verifying Processor-sparing Functionality In A Simulation Environment App 20140074451 - Letz; Stefan ; et al.	2014-03-13
Instruction Generation App 20130159677 - Deutschle; Joerg ; et al.	2013-06-20
Verifying Processor-Sparing Functionality in a Simulation Environment App 20130110490 - Letz; Stefan ; et al.	2013-05-02
Method for address translation in virtual machines Grant 8,151,085 - Deutschle , et al. April 3, 2	2012-04-03
Implementing a serialization construct within an environment of parallel data flow graphs Grant 8,117,574 - Deutschle , et al. February 14, 2	2012-02-14
Method for Address Translation in Virtual Machines App 20090187731 - Deutschle; Joerg ; et al.	2009-07-23
Method for Implementing a Serialization Construct Within an Environment of Parallel Data Flow Graphs App 20090172484 - Deutschle; Joerg ; et al.	2009-07-02
Method and System for Generating Coverage Data for a Switch Frequency of HDL or VHDL Signals App 20090070717 - Deutschle; Joerg ; et al.	2009-03-12
Method and system for executing test cases for a device under verification App 20060195732 - Deutschle; Joerg ; et al.	2006-08-31

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.