DeMuynck; David A.

Patent Applications and Registrations

Patent applications and USPTO patent grants for DeMuynck; David A..The latest application filed is for "method of fine-tuning process controls during integrated circuit chip manufacturing based on substrate backside roughness".

Company Profile

0.9.9

DeMuynck; David A. - Underhill VT

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Metal wires of a stacked inductor Grant 9,577,023 - Cooney, III , et al. February 21, 2	2017-02-21
Method of fine-tuning process controls during integrated circuit chip manufacturing based on substrate backside roughness Grant 9,576,863 - Adderly , et al. February 21, 2	2017-02-21
Integrated circuit and interconnect, and method of fabricating same Grant 9,390,969 - DeMuynck , et al. July 12, 2	2016-07-12
Method Of Fine-tuning Process Controls During Integrated Circuit Chip Manufacturing Based On Substrate Backside Roughness App 20160181166 - Adderly; Shawn A. ; et al.	2016-06-23
Method of fine-tuning process controls during integrated circuit chip manufacturing based on substrate backside roughness Grant 9,330,988 - Adderly , et al. May 3, 2	2016-05-03
Integrated Circuit And Interconnect, And Method Of Fabricating Same App 20150140809 - DeMuynck; David A. ; et al.	2015-05-21
Metal Wires Of A Stacked Inductor App 20140354392 - Cooney, III; Edward C. ; et al.	2014-12-04
Micro-electro-mechanical system (MEMS) structures and design structures Grant 8,872,289 - Czabaj , et al. October 28, 2	2014-10-28
Micro-electro-mechanical system (MEMS) structures and design structures Grant 8,673,670 - Czabaj , et al. March 18, 2	2014-03-18
Micro-electro-mechanical System (mems) Structures And Design Structures App 20130156993 - CZABAJ; Brian M. ; et al.	2013-06-20
Micro-electro-mechanical System (mems) Structures And Design Structures App 20130154033 - CZABAJ; Brian M. ; et al.	2013-06-20
Apparatus for applying a layer to a hydrophobic surface Grant 8,181,593 - DeMuynck , et al. May 22, 2	2012-05-22
Integrated Circuit And Interconnect, And Method Of Fabricating Same App 20120086101 - DeMuynck; David A. ; et al.	2012-04-12
Apparatus For Applying A Layer To A Hydrophobic Surface App 20080190361 - DeMuynck; David A. ; et al.	2008-08-14
Method for applying a layer to a hydrophobic surface Grant 7,384,878 - DeMuynck , et al. June 10, 2	2008-06-10
Method For Applying A Layer To A Hydrophobic Surface App 20060003468 - DeMuynck; David A. ; et al.	2006-01-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.