Delage; Sylvain

Patent Applications and Registrations

Patent applications and USPTO patent grants for Delage; Sylvain.The latest application filed is for "insulated power switching cell".

Company Profile

2.10.7

Delage; Sylvain - Orsay FR
DELAGE; Sylvain - PALAISEAU FR
DELAGE, SYLVAIN - BURES SUR YVETTE FR
Delage; Sylvain - Grieres FR
Delage; Sylvain - Paris FR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Insulated power switching cell Grant 10,965,282 - Jardel , et al. March 30, 2	2021-03-30
Insulated Power Switching Cell App 20190386656 - JARDEL; Olivier ; et al.	2019-12-19
Power switching cell with normally conducting field-effect transistors Grant 10,038,441 - Jardel , et al. July 31, 2	2018-07-31
Multilayer Passivation Of The Upper Face Of The Stack Of Semiconductor Materials Of A Field-effect Transistor App 20180019334 - AUBRY; Raphael ; et al.	2018-01-18
Power Switching Cell With Normally Conducting Field-effect Transistors App 20170047924 - JARDEL; Olivier ; et al.	2017-02-16
Semiconductor device for electron emission in a vacuum Grant 9,305,734 - Jacquet , et al. April 5, 2	2016-04-05
Semiconductor Device For Electron Emission In A Vacuum App 20140326943 - Jacquet; Jean-Claude ; et al.	2014-11-06
Bipolar transistor with upper heterojunction collector and method for making same Grant 6,858,509 - Delage , et al. February 22, 2	2005-02-22
Thermal capacity for electronic component operating in long pulses Grant 6,559,534 - Floriot , et al. May 6, 2	2003-05-06
Bipolar transistor with upper heterojunction collector and method for making same App 20020190273 - Delage, Sylvain ; et al.	2002-12-19
Bipolar Transistor Stabilized With Electrical Insulating Elements App 20020031892 - DELAGE, SYLVAIN ; et al.	2002-03-14
Bipolar transistor stabilized with electrical insulating elements Grant 6,031,255 - Delage , et al. February 29, 2	2000-02-29
Bipolar transistor with optimized structure Grant 5,668,388 - Delage , et al. September 16, 1	1997-09-16
Method for the etching of a heterostructure of materials of the III-V group Grant 5,411,632 - Delage , et al. May 2, 1	1995-05-02
Method for the making of the electrode metallizations of a transistor Grant 5,194,403 - Delage , et al. March 16, 1	1993-03-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.