loadpatents
Patent applications and USPTO patent grants for Dekarske; Clarence W..The latest application filed is for "storage locking control for a plurality of processors which share a common storage unit".
Patent | Date |
---|---|
Storage locking control for a plurality of processors which share a common storage unit Grant 4,984,153 - Kregness , et al. January 8, 1 | 1991-01-08 |
High-speed partitioned set associative cache memory Grant 4,945,512 - DeKarske , et al. July 31, 1 | 1990-07-31 |
Dual cache RAM for rapid invalidation Grant 4,930,106 - Danilenko , et al. May 29, 1 | 1990-05-29 |
Programmable data reformat system Grant 4,595,911 - Kregness , et al. June 17, 1 | 1986-06-17 |
Synchronized selectable rate clocking system Grant 4,560,939 - DeKarske , et al. December 24, 1 | 1985-12-24 |
Error checked high speed shift matrix Grant 4,556,978 - Kregness , et al. December 3, 1 | 1985-12-03 |
Paired least recently used block replacement system Grant 4,168,541 - DeKarske September 18, 1 | 1979-09-18 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.