DEIVASIGAMANI; Vinoth Kumar

Patent Applications and Registrations

Patent applications and USPTO patent grants for DEIVASIGAMANI; Vinoth Kumar.The latest application filed is for "techniques for preventing physical attacks on contents of memory".

Company Profile

0.9.10

DEIVASIGAMANI; Vinoth Kumar - San Diego CA
Deivasigamani; Vinoth Kumar - Madison WI

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Techniques For Preventing Physical Attacks On Contents Of Memory App 20160299854 - DEIVASIGAMANI; Vinoth Kumar ; et al.	2016-10-13
Data integrity protection from rollback attacks for use with systems employing message authentication code tags Grant 9,460,312 - Brumley , et al. October 4, 2	2016-10-04
Dynamic encryption keys for use with XTS encryption systems employing reduced-round ciphers Grant 9,405,919 - Brumley , et al. August 2, 2	2016-08-02
Data Integrity Protection From Rollback Attacks For Use With Systems Employing Message Authentication Code Tags App 20150261975 - Brumley; Billy Bob ; et al.	2015-09-17
Dynamic Encryption Keys For Use With Xts Encryption Systems Employing Reduced-round Ciphers App 20150261965 - Brumley; Billy Bob ; et al.	2015-09-17
System and method for dynamically configurable multi-window divergent protocol bridge Grant 8,831,021 - Deivasigamani , et al. September 9, 2	2014-09-09
Device and method to perform memory operations at a clock domain crossing Grant 8,611,178 - Deivasigamani December 17, 2	2013-12-17
Device And Method To Perform Memory Operations At A Clock Domain Crossing App 20130121100 - Deivasigamani; Vinoth Kumar	2013-05-16
System and Method for Dynamically Configurable Multi-Window Divergent Protocol Bridge App 20130077635 - Deivasigamani; Vinoth Kumar ; et al.	2013-03-28
Synchronous clock generator including duty cycle correction Grant 7,250,798 - Deivasigamani , et al. July 31, 2	2007-07-31
Synchronous clock generator including duty cycle correction Grant 7,208,989 - Deivasigamani , et al. April 24, 2	2007-04-24
Synchronous clock generator including duty cycle correction Grant 7,116,143 - Deivasigamani , et al. October 3, 2	2006-10-03
Synchronous clock generator including duty cycle correction App 20060209620 - Deivasigamani; Vinoth Kumar ; et al.	2006-09-21
Synchronous clock generator including duty cycle correction App 20060202732 - Deivasigamani; Vinoth Kumar ; et al.	2006-09-14
Synchronous clock generator including duty cycle correction App 20060145745 - Deivasigamani; Vinoth Kumar ; et al.	2006-07-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.