De; Vivek

Patent Applications and Registrations

Patent applications and USPTO patent grants for De; Vivek.The latest application filed is for "system, apparatus and method for sensor-driven and heuristic-based minimum energy point tracking in a processor".

Company Profile

15.62.57

De; Vivek - Beaverton OR
De; Vivek - Beavirton OR
De; Vivek - Hillsboro OR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Non-linear clamp strength tuning method and apparatus Grant 11,444,532 - Liu , et al. September 13, 2	2022-09-13
Multiple output voltage conversion Grant 11,411,491 - De , et al. August 9, 2	2022-08-09
Controlling a processing performance level depending on energy expenditure Grant 11,281,281 - Devaraju , et al. March 22, 2	2022-03-22
System, Apparatus And Method For Sensor-driven And Heuristic-based Minimum Energy Point Tracking In A Processor App 20220075400 - Vangal; Sriram R. ; et al.	2022-03-10
System, apparatus and method for sensor-driven and heuristic-based minimum energy point tracking in a processor Grant 11,231,731 - Vangal , et al. January 25, 2	2022-01-25
Apparatus And Method For Approximate Trilinear Interpolation For Scene Reconstruction App 20210407039 - De; Vivek ; et al.	2021-12-30
Apparatus And Method For Approximate Trilinear Interpolation For Scene Reconstruction App 20210407168 - De; Vivek ; et al.	2021-12-30
Non-linear Clamp Strength Tuning Method And Apparatus App 20210203228 - Liu; Xiaosen ; et al.	2021-07-01
Techniques In Hybrid Regulators Of High Power Supply Rejection Ratio And Conversion Efficiency App 20210103308 - Liu; Xiaosen ; et al.	2021-04-08
Controlling A Processing Performance Level Depending On Energy Expenditure App 20210081017 - DEVARAJU; Jayanth M. ; et al.	2021-03-18
Physically unclonable function implemented with spin orbit coupling based magnetic memory Grant 10,897,364 - De , et al. January 19, 2	2021-01-19
System, Apparatus And Method For Sensor-Driven And Heuristic-Based Minimum Energy Point Tracking In A Processor App 20200409399 - Vangal; Sriram R. ; et al.	2020-12-31
Techniques in hybrid regulators of high power supply rejection ratio and conversion efficiency Grant 10,845,831 - Liu , et al. November 24, 2	2020-11-24
Multiple Output Voltage Conversion App 20200350817 - DE; Vivek ; et al.	2020-11-05
Device, system, and method to change a consistency of behavior by a cell circuit Grant 10,825,511 - De , et al. November 3, 2	2020-11-03
Device, System, And Method To Change A Consistency Of Behavior By A Cell Circuit App 20200312404 - De; Vivek ; et al.	2020-10-01
Minimum delay error detection and correction for pulsed latches Grant 10,784,865 - Meinerzhagen , et al. Sept	2020-09-22
Voltage regulator efficiency-aware global-minimum energy tracking Grant 10,739,804 - Vangal , et al. A	2020-08-11
Peak-delivered-power circuit for a voltage regulator Grant 10,530,254 - Ahmed , et al. J	2020-01-07
Disabling cache portions during low voltage operations Grant 10,528,473 - Wilkerson , et al. J	2020-01-07
Techniques In Hybrid Regulators Of High Power Supply Rejection Ratio And Conversion Efficiency App 20190317536 - Liu; Xiaosen ; et al.	2019-10-17
Physically Unclonable Function Implemented With Spin Orbit Coupling Based Magnetic Memory App 20190190725 - De; Vivek ; et al.	2019-06-20
Master-slave controller architecture Grant 10,298,117 - Krishnamurthy , et al.	2019-05-21
Voltage Regulator Efficiency-aware Global-minimum Energy Tracking App 20190094897 - Vangal; Sriram R. ; et al.	2019-03-28
Master-slave Controller Architecture Technical Field App 20190006939 - Krishnamurthy; Harish ; et al.	2019-01-03
Peak-delivered-power Circuit For A Voltage Regulator App 20180375433 - Ahmed; Khondker ; et al.	2018-12-27
Disabling Cache Portions During Low Voltage Operations App 20180060239 - WILKERSON; CHRISTOPHER ; et al.	2018-03-01
Disabling cache portions during low voltage operations Grant 9,678,878 - Wilkerson , et al. June 13, 2	2017-06-13
Spin transfer torque based memory elements for programmable device arrays Grant 9,577,641 - Raychowdhury , et al. February 21, 2	2017-02-21
Spin Transfer Torque Based Memory Elements For Programmable Device Arrays App 20160156355 - RAYCHOWDHURY; Arijit ; et al.	2016-06-02
Spin transfer torque based memory elements for programmable device arrays Grant 9,270,278 - Raychowdhury , et al. February 23, 2	2016-02-23
Reducing minimum operating voltage through hybrid cache design Grant 8,868,836 - Khellah , et al. October 21, 2	2014-10-21
Memory cell supply voltage control based on error detection Grant 8,769,376 - Khellah , et al. July 1, 2	2014-07-01
Disabling Cache Portions During Low Voltage Operations App 20140108733 - Wilkerson; Christopher ; et al.	2014-04-17
Memory cell supply voltage control based on error detection Grant 8,667,367 - Khellah , et al. March 4, 2	2014-03-04
Spin Transfer Torque Based Memory Elements For Programmable Device Arrays App 20140035617 - Raychowdhury; Arijit ; et al.	2014-02-06
Logic circuits using carbon nanotube transistors Grant 8,513,741 - Keshavarzi , et al. August 20, 2	2013-08-20
DC-DC converter switching transistor current measurement technique Grant 8,482,552 - Schrom , et al. July 9, 2	2013-07-09
Circuits and methods for reducing minimum supply for register file cells Grant 8,462,541 - De , et al. June 11, 2	2013-06-11
Methods of forming carbon nanotube transistors for high speed circuit operation and structures formed thereby Grant 8,389,976 - Raychowdhury , et al. March 5, 2	2013-03-05
Memory Cell Supply Voltage Control Based On Error Detection App 20130024752 - Khellah; Muhammad ; et al.	2013-01-24
Multiphase transformer for a multiphase DC-DC converter Grant 8,358,112 - Schrom , et al. January 22, 2	2013-01-22
Sequential circuit with error detection Grant 8,301,970 - Bowman , et al. October 30, 2	2012-10-30
Disabling cache portions during low voltage operations Grant 8,291,168 - Wilkerson , et al. October 16, 2	2012-10-16
Increasing the surface area of a memory cell capacitor Grant 8,232,588 - Doyle , et al. July 31, 2	2012-07-31
Dc-dc Converter Switching Transistor Current Measurement Technique App 20120169425 - Schrom; Gerhard ; et al.	2012-07-05
Disabling Cache Portions During Low Voltage Operations App 20120110266 - Wilkerson; Christopher ; et al.	2012-05-03
Circuits And Methods For Reducing Minimum Supply For Register File Cells App 20120106285 - De; Vivek ; et al.	2012-05-03
Capacitor, method of increasing a capacitance area of same, and system containing same Grant 8,138,042 - Doyle , et al. March 20, 2	2012-03-20
DC-DC converter switching transistor current measurement technique Grant 8,134,548 - Schrom , et al. March 13, 2	2012-03-13
Logic Circuits Using Carbon Nanotube Transistors App 20120049890 - Keshavarzi; Ali ; et al.	2012-03-01
Circuits and methods for reducing minimum supply for register file cells Grant 8,111,579 - De , et al. February 7, 2	2012-02-07
Disabling cache portions during low voltage operations Grant 8,103,830 - Wilkerson , et al. January 24, 2	2012-01-24
Memory Cell Supply Voltage Control Based On Error Detection App 20110307761 - Muhammad; Khellah ; et al.	2011-12-15
Memory cell supply voltage control based on error detection Grant 8,006,164 - Muhammad , et al. August 23, 2	2011-08-23
Logic circuits using carbon nanotube transistors Grant 8,004,043 - Keshavarzi , et al. August 23, 2	2011-08-23
Capacitor, Method Of Increasing A Capacitance Area Of Same, And System Containing Same App 20110079837 - Doyle; Brian S. ; et al.	2011-04-07
Capacitor, method of increasing a capacitance area of same, and system containing same Grant 7,859,081 - Doyle , et al. December 28, 2	2010-12-28
Sleep transistor array apparatus and method with leakage control circuitry Grant 7,812,631 - Kim , et al. October 12, 2	2010-10-12
Methods of forming carbon nanotube transistors for high speed circuit operation and structures formed thereby App 20100252812 - Raychowdhury; Arijit ; et al.	2010-10-07
Carbon nanotube fuse element Grant 7,787,292 - Keshavarzi , et al. August 31, 2	2010-08-31
Increasing the surface area of a memory cell capacitor Grant 7,776,684 - Doyle , et al. August 17, 2	2010-08-17
Increasing The Surface Area Of A Memory Cell Capacitor App 20100181607 - Doyle; Brian S. ; et al.	2010-07-22
Circuts and methods for reducing minimum supply for register file cells App 20100118637 - De; Vivek ; et al.	2010-05-13
Sequential circuit with error detection App 20100079184 - Bowman; Keith ; et al.	2010-04-01
Disabling Cache Portions During Low Voltage Operations App 20100082905 - Wilkerson; Christopher ; et al.	2010-04-01
Memory cell bit valve loss detection and restoration Grant 7,653,846 - Kim , et al. January 26, 2	2010-01-26
Multiphase Transformer For A Multiphase Dc-dc Converter App 20090174377 - Schrom; Gerhard ; et al.	2009-07-09
Memory having bit line with resistor(s) between memory cells Grant 7,558,097 - Khellah , et al. July 7, 2	2009-07-07
Reducing minimum operating voltage through hybrid cache design App 20090172283 - Khellah; Muhammad M. ; et al.	2009-07-02
Multiphase transformer for a multiphase DC-DC converter Grant 7,504,808 - Schrom , et al. March 17, 2	2009-03-17
Carbon nanotube fuse element App 20090003028 - Keshavarzi; Ali ; et al.	2009-01-01
Increasing the surface area of a memory cell capacitor App 20080237796 - Doyle; Brian S. ; et al.	2008-10-02
Capacitor, method of increasing a capacitance area of same, and system containing same App 20080237675 - Doyle; Brian S. ; et al.	2008-10-02
Error-detection flip-flop Grant 7,409,631 - Tschanz , et al. August 5, 2	2008-08-05
Memory having bit line with resistor(s) between memory cells App 20080158932 - Khellah; Muhammad M. ; et al.	2008-07-03
Address hashing to help distribute accesses across portions of destructive read cache memory App 20080162869 - Kim; Nam Sung ; et al.	2008-07-03
Memory cell bit valve loss detection and restoration App 20080162986 - Kim; Nam Sung ; et al.	2008-07-03
Stepwise drivers for DC/DC converters Grant 7,394,298 - Hazucha , et al. July 1, 2	2008-07-01
Logic Circuits Using Carbon Nanotube Transistors App 20080143389 - Keshavarzi; Ali ; et al.	2008-06-19
Analog Phase Control Circuit And Method App 20080136507 - Kim; Nam Sung ; et al.	2008-06-12
Voltage regulation using digital voltage control Grant 7,372,382 - Hazucha , et al. May 13, 2	2008-05-13
Memory cell supply voltage control based on error detection App 20080082899 - Muhammad; Khellah ; et al.	2008-04-03
Low-voltage, buffered bandgap reference with selectable output voltage Grant 7,274,250 - Hazucha , et al. September 25, 2	2007-09-25
Error-detection flip-flop App 20070168848 - Tschanz; James ; et al.	2007-07-19
Level shifter Grant 7,199,617 - Schrom , et al. April 3, 2	2007-04-03
Multi-ported register files Grant 7,200,068 - Khellah , et al. April 3, 2	2007-04-03
Multiphase transformer for a multiphase DC-DC converter App 20070013358 - Schrom; Gerhard ; et al.	2007-01-18
DC-DC converter switching transistor current measurement technique App 20070001762 - Schrom; Gerhard ; et al.	2007-01-04
Low-voltage, buffered bandgap reference with selectable output voltage App 20060290415 - Hazucha; Peter ; et al.	2006-12-28
Voltage regulation using digital voltage control App 20060290547 - Hazucha; Peter ; et al.	2006-12-28
Floating-body DRAM using write word line for increased retention time Grant 7,031,203 - Tang , et al. April 18, 2	2006-04-18
Timing circuit for separate positive and negative edge placement in a switching DC-DC converter Grant 7,030,676 - Hazucha , et al. April 18, 2	2006-04-18
CPU power delivery system App 20060071650 - Narendra; Siva G. ; et al.	2006-04-06
DC/DC converters using dynamically-adjusted variable-size switches App 20060038543 - Hazucha; Peter ; et al.	2006-02-23
Stepwise drivers for DC/DC converters App 20060033553 - Hazucha; Peter ; et al.	2006-02-16
Timing circuit for separate positive and negative edge placement in a switching DC-DC converter App 20050140415 - Hazucha, Peter ; et al.	2005-06-30
Floating-body dram using write word line for increased retention time App 20050141290 - Tang, Stephen ; et al.	2005-06-30
Floating-body DRAM using write word line for increased retention time Grant 6,903,984 - Tang , et al. June 7, 2	2005-06-07
Method and apparatus for leakage compensation with full Vcc pre-charge Grant 6,801,463 - Khellah , et al. October 5, 2	2004-10-05
Multi-ported register files App 20040139271 - Khellah, Muhammad M. ; et al.	2004-07-15
Method and apparatus for leakage compensation with full Vcc pre-charge App 20040076059 - Khellah, Muhammad M. ; et al.	2004-04-22
SRAM array with dynamic voltage for reducing active leakage power Grant 6,724,648 - Khellah , et al. April 20, 2	2004-04-20
Sram Array With Dynamic Voltage For Reducing Active Leakage Power App 20030189849 - Khellah, Muhammad ; et al.	2003-10-09
Tri-rail domino circuit Grant 6,002,272 - Somasekhar , et al. December 14, 1	1999-12-14
Differential, mixed swing, tristate driver circuit for high performance and low power on-chip interconnects Grant 5,986,473 - Krishnamurthy , et al. November 16, 1	1999-11-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.