loadpatents
Patent applications and USPTO patent grants for de Fresart; Edouard.The latest application filed is for "semiconductor device and method of manufacture therefor".
Patent | Date |
---|---|
Methods of manufacturing trench semiconductor devices with edge termination structures Grant 9,722,070 - Wang , et al. August 1, 2 | 2017-08-01 |
Semiconductor device and method of manufacture therefor Grant 9,559,198 - Stefanov , et al. January 31, 2 | 2017-01-31 |
Edge termination for trench gate FET Grant 9,553,184 - Zitouni , et al. January 24, 2 | 2017-01-24 |
Trench gate FET with self-aligned source contact Grant 9,397,213 - Qin , et al. July 19, 2 | 2016-07-19 |
Semiconductor Device And Method Of Manufacture Therefor App 20160197176 - Stefanov; Evgueniy ;   et al. | 2016-07-07 |
Trench Gate Fet With Self-aligned Source Contact App 20160064556 - Qin; Ganming ;   et al. | 2016-03-03 |
Edge Termination For Trench Gate Fet App 20160064546 - Zitouni; Moaniss ;   et al. | 2016-03-03 |
Trench Gate Transistor And Method Of Fabricating Same App 20140159146 - Wang; Peilin ;   et al. | 2014-06-12 |
Semiconductor devices with low resistance back-side coupling Grant 8,264,082 - de Fresart , et al. September 11, 2 | 2012-09-11 |
Semiconductor Devices With Low Resistance Back-side Coupling App 20110291278 - de Fresart; Edouard ;   et al. | 2011-12-01 |
Methods for forming semiconductor devices with low resistance back-side coupling Grant 8,021,926 - de Fresart , et al. September 20, 2 | 2011-09-20 |
Semiconductor Device With Low Resistance Back-side Coupling App 20110068475 - de Fresart; Edouard ;   et al. | 2011-03-24 |
Bipolar junction transistor structure with improved current gain characteristics Grant 6,828,650 - de Fresart , et al. December 7, 2 | 2004-12-07 |
Semiconductor component having high voltage MOSFET and method of manufacture Grant 6,747,332 - de Fresart , et al. June 8, 2 | 2004-06-08 |
Semiconductor component and method of manufacture App 20030183899 - de Fresart, Edouard ;   et al. | 2003-10-02 |
Semiconductor device and method for fabricating the same Grant 6,373,100 - Pages , et al. April 16, 2 | 2002-04-16 |
Method for selectively forming semiconductor regions Grant 5,498,578 - Steele , et al. March 12, 1 | 1996-03-12 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.