De Brosse; John K.

Patent Applications and Registrations

Patent applications and USPTO patent grants for De Brosse; John K..The latest application filed is for "parallel shunt paths in thermally assisted magnetic memory cells".

Company Profile

0.10.8

De Brosse; John K. - Colchester VT

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Magnetic shift register memory device Grant 9,230,624 - De Brosse , et al. January 5, 2	2016-01-05
Spin hall effect assisted spin transfer torque magnetic random access memory Grant 8,896,041 - De Brosse , et al. November 25, 2	2014-11-25
Spin hall effect assisted spin transfer torque magnetic random access memory Grant 8,889,433 - De Brosse , et al. November 18, 2	2014-11-18
Parallel shunt paths in thermally assisted magnetic memory cells Grant 8,871,531 - Abraham , et al. October 28, 2	2014-10-28
Parallel Shunt Paths In Thermally Assisted Magnetic Memory Cells App 20140264664 - Abraham; David W. ; et al.	2014-09-18
Parallel Shunt Paths In Thermally Assisted Magnetic Memory Cells App 20140273282 - Abraham; David W. ; et al.	2014-09-18
Spin Hall Effect Assisted Spin Transfer Torque Magnetic Random Access Memory App 20140264513 - De Brosse; John K. ; et al.	2014-09-18
Spin Hall Effect Assisted Spin Transfer Torque Magnetic Random Access Memory App 20140264511 - De Brosse; John K. ; et al.	2014-09-18
Parallel shunt paths in thermally assisted magnetic memory cells Grant 8,835,889 - Abraham , et al. September 16, 2	2014-09-16
Magnetic Shift Register Memory Device App 20140247639 - DE BROSSE; JOHN K. ; et al.	2014-09-04
Magnetic shift register memory device Grant 8,638,587 - De Brosse , et al. January 28, 2	2014-01-28
Magnetic Shift Register Memory Device App 20130314981 - De Brosse; John K. ; et al.	2013-11-28
Magnetic shift register memory device Grant 8,537,588 - De Brosse , et al. September 17, 2	2013-09-17
Balanced and bi-directional bit line paths for memory arrays with programmable memory cells Grant 7,890,892 - De Brosse , et al. February 15, 2	2011-02-15
Balanced And Bi-directional Bit Line Paths For Memory Arrays With Programmable Memory Cells App 20090129195 - De Brosse; John K. ; et al.	2009-05-21
Balanced and bi-directional bit line paths for memory arrays with programmable memory cells Grant 7,505,348 - De Brosse , et al. March 17, 2	2009-03-17
Balanced And Bi-directional Bit Line Paths For Memory Arrays With Programmable Memory Cells App 20080084734 - De Brosse; John K. ; et al.	2008-04-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.