De Blasio; Giuseppe

Patent Applications and Registrations

Patent applications and USPTO patent grants for De Blasio; Giuseppe.The latest application filed is for "system and method for selective protection switching".

Company Profile

2.10.8

De Blasio; Giuseppe - Rome N/A IT
De Blasio; Giuseppe - Vimercate N/A IT
De Blasio; Giuseppe - Roma IT

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method for routing a traffic flow in a radio access network and node for implementing such a method Grant 10,348,608 - Barzaghi , et al. July 9, 2	2019-07-09
System and method for multi-channel packet transmission Grant 10,292,069 - Pasotti , et al.	2019-05-14
System and method for selective protection switching Grant 9,668,150 - De Blasio , et al. May 30, 2	2017-05-30
System And Method For Selective Protection Switching App 20140369182 - De Blasio; Giuseppe ; et al.	2014-12-18
System And Method For Multi-channel Packet Transmission App 20140050087 - Pasotti; Marco ; et al.	2014-02-20
Selective radio transmission of packets Grant 8,218,552 - Mandelli , et al. July 10, 2	2012-07-10
System And Method For Packet Protection Switching App 20120140617 - De Blasio; Giuseppe ; et al.	2012-06-07
Circuit emulation service method and telecommunication system for implementing the method Grant 8,023,505 - Gerosa , et al. September 20, 2	2011-09-20
Selective Radio Transmission Of Packets App 20090323668 - Mandelli; Giuseppe Luigi ; et al.	2009-12-31
Circuit Emulation Service Method And Telecommunication System For Implementing The Method App 20090141629 - GEROSA; Marzio ; et al.	2009-06-04
Method For Routing A Traffic Flow In A Radio Access Network And Node For Implementing Such A Method App 20090016269 - Barzaghi; Giorgio ; et al.	2009-01-15
Interface bus protocol for managing transactions in a system of distributed microprocessor interfaces toward marco-cell based designs implemented as ASIC or FPGA bread boarding Grant 7,130,942 - Gemelli , et al. October 31, 2	2006-10-31
System of distributed microprocessor interfaces toward macro-cell based designs implemented as ASIC or FPGA bread boarding and relative common bus protocol Grant 6,970,966 - Gemelli , et al. November 29, 2	2005-11-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.