loadpatents
Patent applications and USPTO patent grants for Davis; Craig M..The latest application filed is for "phase lock loop with selectable frequency switching time".
Patent | Date |
---|---|
Phase lock loop with selectable frequency switching time Grant 5,420,545 - Davis , et al. May 30, 1 | 1995-05-30 |
One nanosecond resolution programmable waveform generator Grant 5,394,114 - Davis February 28, 1 | 1995-02-28 |
Phase-locked loop with automatic phase offset calibration Grant 5,166,641 - Davis , et al. November 24, 1 | 1992-11-24 |
CMOS-based pseudo ECL output buffer Grant 5,089,723 - Davis , et al. February 18, 1 | 1992-02-18 |
Edge transition insensitive delay line system and method Grant 4,984,255 - Davis , et al. January 8, 1 | 1991-01-08 |
High frequency ECL voltage controlled ring oscillator Grant 4,876,519 - Davis , et al. October 24, 1 | 1989-10-24 |
Digital phase comparator/charge pump with zero deadband and minimum offset Grant 4,814,726 - Byrd , et al. March 21, 1 | 1989-03-21 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.