loadpatents
name:-0.04093599319458
name:-0.5742449760437
name:-0.0050430297851562
Davis; Alan L. Patent Filings

Davis; Alan L.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Davis; Alan L..The latest application filed is for "nested loop control".

Company Profile
3.34.15
  • Davis; Alan L. - Sugar Land TX
  • Davis; Alan L. - Coalville UT US
  • Davis; Alan L. - Coatville CA US
  • Davis; Alan L. - Palo Alto CA
  • Davis; Alan L. - Sugarland TX
  • Davis, Alan L. - Houston TX
  • Davis; Alan L. - Half Moon Bay CA
  • Davis; Alan L. - Unadilla NY
  • Davis; Alan L. - Salt Lake City UT
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method of storing register data elements to interleave with data elements of a different register, a processor thereof, and a system thereof
Grant 11,449,336 - Bui , et al. September 20, 2
2022-09-20
Nested loop control
Grant 11,442,709 - Chirca , et al. September 13, 2
2022-09-13
Nested Loop Control
App 20210334103 - Chirca; Kai ;   et al.
2021-10-28
Nested loop control
Grant 11,055,095 - Chirca , et al. July 6, 2
2021-07-06
Nested Loop Control
App 20200371762 - CHIRCA; Kai ;   et al.
2020-11-26
Method of Storing Register Data Elements to Interleave with Data Elements of a Different Register, a Processor Thereof, and a System Thereof
App 20200371790 - BUI; Duc Quang ;   et al.
2020-11-26
Nested Loop Control
App 20200371800 - CHIRCA; Kai ;   et al.
2020-11-26
Nested loop control
Grant 10,732,945 - Chirca , et al.
2020-08-04
Linear-time algorithm to determine the maximum number of iterations of the iterative algorithm for data-flow analysis for reducible loops
Grant 10,025,569 - Davis , et al. July 17, 2
2018-07-17
Linear-time Algorithm To Determine The Maximum Number Of Iterations Of The Iterative Algorithm For Data-flow Analysis For Reducible Loops
App 20180024820 - Davis; Alan L. ;   et al.
2018-01-25
Shiftable memory
Grant 9,390,773 - Kelly , et al. July 12, 2
2016-07-12
Systems and methods for software instruction translation from a high-level language to a specialized instruction set
Grant 9,092,228 - Davis , et al. July 28, 2
2015-07-28
Optoelectronic switches using on-chip optical waveguides
Grant 8,938,139 - McLaren , et al. January 20, 2
2015-01-20
Method and systems for implementing high-radix switch topologies on relatively lower-radix switch physical networks
Grant 8,774,625 - Binkert , et al. July 8, 2
2014-07-08
Systems And Methods For Software Instruction Translation From A High-level Language To A Specialized Instruction Set
App 20130185703 - DAVIS; Alan L. ;   et al.
2013-07-18
Two-phase optical communication methods and optical bus systems for implementing the same
Grant 8,472,802 - Ahn , et al. June 25, 2
2013-06-25
Optoelectronic Switches Using On-chip Optical Waveguides
App 20110069963 - McLaren; Moray ;   et al.
2011-03-24
Two-phase Optical Communication Methods And Optical Bus Systems For Implementing The Same
App 20110020009 - Ho; Jung Ahn ;   et al.
2011-01-27
System and method for translating include files
Grant 7,103,883 - Davis , et al. September 5, 2
2006-09-05
Microprocessor with an instruction immediately next to a branch instruction for adding a constant to a program counter
Grant 6,889,320 - Davis , et al. May 3, 2
2005-05-03
System and method for generating a translation display
Grant 6,829,759 - Davis , et al. December 7, 2
2004-12-07
System and method for automatically configuring a debug system
Grant 6,785,850 - Dzoba , et al. August 31, 2
2004-08-31
Method and apparatus for translating between source and target code
Grant 6,728,950 - Davis , et al. April 27, 2
2004-04-27
Processing devices with improved addressing capabilties systems and methods
App 20040044874 - Leach, Jerald G. ;   et al.
2004-03-04
Processing devices with improved addressing capabilities systems and methods
Grant 6,625,719 - Leach , et al. September 23, 2
2003-09-23
Processing devices with improved addressing capabilities systems and methods
App 20030056081 - Leach, Jerald G. ;   et al.
2003-03-20
Method for translating between source and target code with heterogenous register sets
Grant 6,477,641 - Davis , et al. November 5, 2
2002-11-05
Method and system for displaying translation information
App 20020157084 - Davis, Alan L. ;   et al.
2002-10-24
Processor with conditional execution of every instruction
Grant 6,374,346 - Seshan , et al. April 16, 2
2002-04-16
System and method for automatically configuring a debug system
App 20010042226 - Dzoba, Jonathan ;   et al.
2001-11-15
Method and apparatus for translating between source and target code
App 20010018764 - Davis, Alan L. ;   et al.
2001-08-30
System and method for translating include files
App 20010016940 - Davis, Alan L. ;   et al.
2001-08-23
Method for translating between source and target code with heterogenous register sets
App 20010016941 - Davis, Alan L. ;   et al.
2001-08-23
Processing devices with improved addressing capabilities, systems and methods
Grant 5,751,991 - Leach , et al. May 12, 1
1998-05-12
Processing devices with improved addressing capabilities, systems and methods
Grant 5,305,446 - Leach , et al. April 19, 1
1994-04-19
Method of returning a data structure from a callee function to a caller function for the C programming language
Grant 5,293,630 - Tatge , et al. March 8, 1
1994-03-08
Circulating context addressable memory
Grant 4,924,435 - Brunvand , et al. May 8, 1
1990-05-08
Apparatus for multi-processor communications
Grant 4,922,408 - Davis , et al. May 1, 1
1990-05-01
Triaxial contact assembly for termination to printed circuit boards and the like
Grant 4,781,622 - Ratchford , et al. November 1, 1
1988-11-01
Prefetch memory system having next-instruction buffer which stores target tracks of jumps prior to CPU access of instruction
Grant 4,755,935 - Davis , et al. July 5, 1
1988-07-05
Memory apparatus and method for retrieving sequences of symbols including variable elements
Grant 4,748,439 - Robinson , et al. May 31, 1
1988-05-31
Pattern addressable memory
Grant 4,747,072 - Robinson , et al. May 24, 1
1988-05-24
Databus coupler electrical connector
Grant 4,720,155 - Schildkraut , et al. January 19, 1
1988-01-19
Data driven digital data processor
Grant 4,156,903 - Barton , et al. May 29, 1
1979-05-29
Structured data files in a data driven digital data processor
Grant 4,156,909 - Barton , et al. May 29, 1
1979-05-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed