Davila; Veronica S.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Davila; Veronica S..The latest application filed is for "adjustment of the number of central processing units to meet performance requirements of an i/o resource".

Company Profile

8.7.7

Davila; Veronica S. - Tucson AZ

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Adjustment of the number of central processing units to meet performance requirements of an I/O resource Grant 11,307,900 - Davila , et al. April 19, 2	2022-04-19
Concurrent I/O enclosure firmware/field-programmable gate array (FPGA) update in a multi-node environment Grant 10,956,148 - Batchelor , et al. March 23, 2	2021-03-23
Adjustment Of The Number Of Central Processing Units To Meet Performance Requirements Of An I/o Resource App 20200151012 - Davila; Veronica S. ; et al.	2020-05-14
Concurrent I/o Enclosure Firmware/field-programmable Gate Array (fpga) Update In A Multi-node Environment App 20200081702 - Batchelor; Gary W. ; et al.	2020-03-12
Adjustment of the number of central processing units to meet performance requirements of an I/O resource Grant 10,565,020 - Davila , et al. Feb	2020-02-18
Concurrent I/O enclosure firmware/field-programmable gate array (FPGA) update in a multi-node environment Grant 10,540,170 - Batchelor , et al. Ja	2020-01-21
Adjustment Of The Number Of Central Processing Units To Meet Performance Requirements Of An I/o Resource App 20190065257 - Davila; Veronica S. ; et al.	2019-02-28
Concurrent I/o Enclosure Firmware/field-programmable Gate Array (fpga) Update In A Multi-node Environment App 20190012165 - Batchelor; Gary W. ; et al.	2019-01-10
Concurrent I/O enclosure firmware/field-programmable gate array (FPGA) update in a multi-node environment Grant 10,114,633 - Batchelor , et al. October 30, 2	2018-10-30
Concurrent I/o Enclosure Firmware/field-programmable Gate Array (fpga) Update In A Multi-node Environment App 20180165082 - Batchelor; Gary W. ; et al.	2018-06-14
Method, system, and computer program product for taking an I/O enclosure offline Grant 9,886,070 - Andre , et al. February 6, 2	2018-02-06
Method, System, And Computer Program Product For Taking An I/o Enclosure Offline App 20170147049 - Andre; Herve G. P. ; et al.	2017-05-25
Alternate communication path between ESSNI server and CEC Grant 7,783,931 - Coronado , et al. August 24, 2	2010-08-24
Alternate Communication Path Between ESSNI Server and CEC App 20080276255 - Coronado; Juan A. ; et al.	2008-11-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.