loadpatents
name:-0.0086801052093506
name:-0.011561870574951
name:-0.0049281120300293
Davar; Sushama Patent Filings

Davar; Sushama

Patent Applications and Registrations

Patent applications and USPTO patent grants for Davar; Sushama.The latest application filed is for "electrostatic discharge protection device".

Company Profile
2.9.6
  • Davar; Sushama - Leander TX
  • Davar; Sushama - Santa Clara CA
  • Davar; Sushama - Austin TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Pre-driver circuits for an output driver
Grant 11,005,454 - Tran , et al. May 11, 2
2021-05-11
Electrostatic discharge protection device
Grant 10,819,110 - Kumar , et al. October 27, 2
2020-10-27
Pre-driver circuits for an output driver
Grant 10,735,000 - Tran , et al.
2020-08-04
Electrostatic Discharge Protection Device
App 20190267801 - KUMAR; Anil ;   et al.
2019-08-29
Calibration devices for I/O driver circuits having switches biased differently for different temperatures
Grant 10,333,497 - Kumar , et al.
2019-06-25
Methods, apparatus, and system for using filler cells in design of integrated circuit devices
Grant 9,547,741 - Schroeder , et al. January 17, 2
2017-01-17
Methods, Apparatus, And System For Using Filler Cells In Design Of Integrated Circuit Devices
App 20160110489 - Schroeder; Uwe Paul ;   et al.
2016-04-21
Methods, Apparatus And System For Reduction Of Power Consumption In A Semiconductor Device
App 20160099239 - Schroeder; Uwe Paul ;   et al.
2016-04-07
Methods, apparatus and system for reduction of power consumption in a semiconductor device
Grant 9,245,087 - Schroeder , et al. January 26, 2
2016-01-26
Hybrid transistor based power gating switch circuit and method
Grant 7,867,858 - Nallapati , et al. January 11, 2
2011-01-11
Dynamic voltage adjustment for memory
Grant 7,616,509 - Qureshi , et al. November 10, 2
2009-11-10
Hybrid Transistor Based Power Gating Switch Circuit And Method
App 20090242994 - Nallapati; Giri ;   et al.
2009-10-01
Programmable bias for a memory array
Grant 7,542,360 - Rashed , et al. June 2, 2
2009-06-02
Programmable Bias For A Memory Array
App 20090021989 - Rashed; Mahbub M. ;   et al.
2009-01-22
Dynamic Voltage Adjustment For Memory
App 20090016140 - Qureshi; Qadeer A. ;   et al.
2009-01-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed