Dasani; Jitendra
Patent Applications and Registrations
Patent applications and USPTO patent grants for Dasani; Jitendra.The latest application filed is for "high-speed memory architecture".
- Dasani; Jitendra - Cupertino CA
- Dasani; Jitendra - Greater Noida IN
- DASANI; Jitendra - Greater Noida U.P
- DASANI; JITENDRA - Uttar Pradesh IN
- Dasani; Jitendra - Noida IN
| Patent | Date |
|---|---|
| Dummy bitline circuitry Grant 11,232,833 - Akkur , et al. January 25, 2 | 2022-01-25 |
| Write assist circuitry Grant 11,043,262 - Madhavan , et al. June 22, 2 | 2021-06-22 |
| Integrated circuit using discharging circuitries for bit lines Grant 10,878,892 - Gupta , et al. December 29, 2 | 2020-12-29 |
| Fault detection circuitry Grant 10,848,186 - Asthana , et al. November 24, 2 | 2020-11-24 |
| Routing structures for memory applications Grant 10,839,861 - Nautiyal , et al. November 17, 2 | 2020-11-17 |
| Dummy bitline circuitry Grant 10,748,583 - Gupta , et al. A | 2020-08-18 |
| Providing a discharge boundary using bitline discharge control circuitry for an integrated circuit Grant 10,734,065 - Sisodia , et al. | 2020-08-04 |
| Transition coupling circuitry for memory applications Grant 10,672,459 - Li , et al. | 2020-06-02 |
| High-speed memory architecture Grant 10,622,038 - Gupta , et al. | 2020-04-14 |
| High-Speed Memory Architecture App 20200005836 - Gupta; Lalit ; et al. | 2020-01-02 |
| Integrated Circuit Using Discharging Circuitries for Bit Lines App 20190325949 - Gupta; Lalit ; et al. | 2019-10-24 |
| Power-on-reset circuit Grant 10,425,076 - Gupta , et al. Sept | 2019-09-24 |
| Fault Detection Circuitry App 20190253084 - Asthana; Vivek ; et al. | 2019-08-15 |
| Transition Coupling Circuitry for Memory Applications App 20190244656 - Li; Yicong ; et al. | 2019-08-08 |
| Write Assist Circuitry App 20190237135 - Madhavan; Arjunesh Namboothiri ; et al. | 2019-08-01 |
| Routing Structures for Memory Applications App 20190237111 - Nautiyal; Vivek ; et al. | 2019-08-01 |
| Dummy Bitline Circuitry App 20190198064 - Gupta; Lalit ; et al. | 2019-06-27 |
| Dummy Wordline Tracking Circuitry App 20190122724 - Gupta; Lalit ; et al. | 2019-04-25 |
| Dummy wordline tracking circuitry Grant 10,269,416 - Gupta , et al. | 2019-04-23 |
| Bitline Discharge Control Circuitry App 20190066770 - Sisodia; Rajiv Kumar ; et al. | 2019-02-28 |
| Bitline write assist circuitry Grant 10,217,496 - Nautiyal , et al. Feb | 2019-02-26 |
| Self-Timing Path with Substrate-Connected Dummy Bitline App 20190057735 - Akkur; Abhishek B. ; et al. | 2019-02-21 |
| Skewed corner tracking for memory write operations Grant 10,147,482 - Dasani , et al. De | 2018-12-04 |
| Power-On-Reset Circuit App 20180331681 - Gupta; Lalit ; et al. | 2018-11-15 |
| Skewed Corner Tracking for Memory Write Operations App 20180268894 - Dasani; Jitendra ; et al. | 2018-09-20 |
| Integrated circuit using shaping and timing circuitries Grant 10,074,410 - Nautiyal , et al. September 11, 2 | 2018-09-11 |
| Power-on-reset circuit Grant 10,033,376 - Gupta , et al. July 24, 2 | 2018-07-24 |
| SRAM architecture with bitcells of varying speed and density Grant 9,953,701 - Bohra , et al. April 24, 2 | 2018-04-24 |
| Integrated Circuit Using Shaping and Timing Circuitries App 20180096715 - Nautiyal; Vivek ; et al. | 2018-04-05 |
| Power-On-Reset Circuit App 20170317672 - Gupta; Lalit ; et al. | 2017-11-02 |
| Redundancy schemes for memory Grant 9,711,243 - Nautiyal , et al. July 18, 2 | 2017-07-18 |
| Complementary read-only memory (ROM) cell and method for manufacturing the same Grant 9,236,140 - Dasani January 12, 2 | 2016-01-12 |
| Complementary Read-only Memory (rom) Cell And Method For Manufacturing The Same App 20140003121 - DASANI; Jitendra | 2014-01-02 |
| Complementary read-only memory (ROM) cell and method for manufacturing the same Grant 8,526,209 - Dasani September 3, 2 | 2013-09-03 |
| Detection of single bit upset at dynamic logic due to soft error in real time Grant 8,378,711 - Gulati , et al. February 19, 2 | 2013-02-19 |
| Detection Of Single Bit Upset At Dynamic Logic Due To Soft Error In Real Time App 20120223735 - GULATI; Chirag ; et al. | 2012-09-06 |
| Complementary Read-only Memory (rom) Cell And Method For Manufacturing The Same App 20120163063 - DASANI; Jitendra | 2012-06-28 |
| Detecting Data-access-element-selection Errors During Data Access In Data-storage Arrays App 20100115385 - BATRA; NAVEEN ; et al. | 2010-05-06 |
| Read only memory device with bitline leakage reduction App 20070201270 - Chatterjee; Kallol ; et al. | 2007-08-30 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 