loadpatents
name:-0.021417856216431
name:-0.032870054244995
name:-0.00088095664978027
Damron; Peter C. Patent Filings

Damron; Peter C.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Damron; Peter C..The latest application filed is for "system and method for supporting multiple alternative methods for executing transactions".

Company Profile
0.21.9
  • Damron; Peter C. - Fremont CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
System and method for supporting multiple alternative methods for executing transactions
Grant 7,921,407 - Damron , et al. April 5, 2
2011-04-05
Sideband scout thread processor for reducing latency associated with a main processor
Grant 7,502,910 - Damron March 10, 2
2009-03-10
Virtual register set expanding processor internal storage
Grant 7,210,026 - Damron April 24, 2
2007-04-24
Extending a register file utilizing stack and queue techniques
Grant 7,203,820 - Damron April 10, 2
2007-04-10
System and method for supporting multiple alternative methods for executing transactions
App 20070055960 - Damron; Peter C. ;   et al.
2007-03-08
Virtual Register Set Expanding Processor Internal Storage
App 20060265575 - Damron; Peter C.
2006-11-23
Aggressive prefetch of address chains
Grant 7,137,111 - Damron , et al. November 14, 2
2006-11-14
Technique for associating execution characteristics with instructions or operations of program code
Grant 7,039,910 - Kosche , et al. May 2, 2
2006-05-02
System and method for scheduling instructions to maximize outstanding prefetches and loads
Grant 6,918,111 - Damron , et al. July 12, 2
2005-07-12
System and method for pre-fetching for pointer linked data structures
Grant 6,782,454 - Damron August 24, 2
2004-08-24
Sideband VLIW processor
App 20040148489 - Damron, Peter C.
2004-07-29
Sideband scout thread processor
App 20040148491 - Damron, Peter C.
2004-07-29
Disambiguating memory references based upon user-specified programming constraints
Grant 6,718,542 - Kosche , et al. April 6, 2
2004-04-06
Method for apparatus for prefetching linked data structures
Grant 6,687,807 - Damron February 3, 2
2004-02-03
System and method for scheduling memory instructions to provide adequate prefetch latency
Grant 6,678,796 - Kosche , et al. January 13, 2
2004-01-13
Counting speculative and non-speculative events
Grant 6,675,372 - Damron January 6, 2
2004-01-06
Virtual register set expanding processor internal storage
App 20040003208 - Damron, Peter C.
2004-01-01
Extending a register file utilizing stack and queue techniques
App 20040003211 - Damron, Peter C.
2004-01-01
System and method for a software controlled cache
Grant 6,668,307 - Damron December 23, 2
2003-12-23
Region based optimizations using data dependence graphs
Grant 6,654,952 - Nair , et al. November 25, 2
2003-11-25
System and method for insertion of prefetch instructions by a compiler
Grant 6,651,245 - Damron , et al. November 18, 2
2003-11-18
System and method for identifying streaming-data
Grant 6,598,124 - Damron , et al. July 22, 2
2003-07-22
Cache memory system and method for managing streaming-data
Grant 6,578,111 - Damron , et al. June 10, 2
2003-06-10
Aggressive prefetch of address chains
App 20030105942 - Damron, Peter C. ;   et al.
2003-06-05
Technique for associating execution characteristics with instructions or operations of program code
App 20030101443 - Kosche, Nicolai ;   et al.
2003-05-29
Technique for associating instructions with execution events
App 20030101336 - Kosche, Nicolai ;   et al.
2003-05-29
Method and apparatus for inserting data prefetch operations using data flow analysis
Grant 6,567,975 - Damron May 20, 2
2003-05-20
Method and apparatus for performing prefetching at the function level
Grant 6,421,826 - Kosche , et al. July 16, 2
2002-07-16
Method, apparatus and computer program product for processing stack related exception traps
Grant 6,167,504 - Damron December 26, 2
2000-12-26
System and process for efficiently determining absolute memory addresses for an intermediate code model
Grant 5,920,722 - Damron July 6, 1
1999-07-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed