loadpatents
Patent applications and USPTO patent grants for Damaraju; Satish K..The latest application filed is for "controlling power delivery to a processor via a bypass".
Patent | Date |
---|---|
Controlling Power Delivery To A Processor Via A Bypass App 20220004237 - Jahagirdar; Sanjeev S. ;   et al. | 2022-01-06 |
Controlling power delivery to a processor via a bypass Grant 11,157,052 - Jahagirdar , et al. October 26, 2 | 2021-10-26 |
Controlling Power Delivery To A Processor Via A Bypass App 20200019221 - Jahagirdar; Sanjeev S. ;   et al. | 2020-01-16 |
Controlling power delivery to a processor via a bypass Grant 10,429,913 - Jahagirdar , et al. O | 2019-10-01 |
Controlling power delivery to a processor via a bypass Grant 10,409,346 - Jahagirdar , et al. Sept | 2019-09-10 |
Controlling power delivery to a processor via a bypass Grant 10,146,283 - Jahagirdar , et al. De | 2018-12-04 |
Controlling Power Delivery To A Processor Via A Bypass App 20180341306 - Jahagirdar; Sanjeev S. ;   et al. | 2018-11-29 |
Controlling Power Delivery To A Processor Via A Bypass App 20180341305 - Jahagirdar; Sanjeev S. ;   et al. | 2018-11-29 |
Execution Unit with Selective Instruction Pipeline Bypass App 20180203694 - Maiyuran; Subramaniam ;   et al. | 2018-07-19 |
Controlling Power Delivery To A Processor Via A Bypass App 20180059751 - Jahagirdar; Sanjeev S. ;   et al. | 2018-03-01 |
Controlling power delivery to a processor via a bypass Grant 9,823,719 - Jahagirdar , et al. November 21, 2 | 2017-11-21 |
Shared function multi-ported ROM apparatus and method Grant 9,336,008 - Damaraju , et al. May 10, 2 | 2016-05-10 |
Dynamic error handling using parity and redundant rows Grant 9,075,741 - Koker , et al. July 7, 2 | 2015-07-07 |
Controlling Power Delivery To A Processor Via A Bypass App 20140359311 - Jahagirdar; Sanjeev S. ;   et al. | 2014-12-04 |
Method, apparatus, and system for energy efficiency and energy conservation including dynamic cache sizing and cache operating voltage management for optimal power performance Grant 8,713,256 - Sodhi , et al. April 29, 2 | 2014-04-29 |
Dynamic Error Handling Using Parity And Redundant Rows App 20130159820 - Koker; Altug ;   et al. | 2013-06-20 |
Increasing memory bandwidth in processor-based systems Grant 8,448,010 - Damaraju , et al. May 21, 2 | 2013-05-21 |
Memory cell write Grant 8,345,491 - Damaraju , et al. January 1, 2 | 2013-01-01 |
Shared Function Multi-ported Rom Apparatus And Method App 20120198208 - Damaraju; Satish K. ;   et al. | 2012-08-02 |
Method, Apparatus, And System For Energy Efficiency And Energy Conservation Including Dynamic Cache Sizing And Cache Operating Voltage Management For Optimal Power Performance App 20120159074 - Sodhi; Inder M. ;   et al. | 2012-06-21 |
Memory Cell Write App 20120039135 - Damaraju; Satish K. ;   et al. | 2012-02-16 |
Memory cell write Grant 8,050,116 - Damaraju , et al. November 1, 2 | 2011-11-01 |
Memory Array Having Extended Write Operation App 20110149661 - Rajwani; Iqbal R. ;   et al. | 2011-06-23 |
Increasing Memory Bandwidth in Processor-Based Systems App 20110078485 - Damaraju; Satish K. ;   et al. | 2011-03-31 |
Memory Cell Write App 20110069566 - Damaraju; Satish K. ;   et al. | 2011-03-24 |
Look ahead LRU array update scheme to minimize clobber in sequentially accessed memory Grant 7,155,574 - Smith , et al. December 26, 2 | 2006-12-26 |
Look ahead LRU array update scheme to minimize clobber in sequentially accessed memory App 20060218351 - Smith; Peter J. ;   et al. | 2006-09-28 |
Look ahead LRU array update scheme to minimize clobber in sequentially accessed memory App 20040268099 - Smith, Peter J. ;   et al. | 2004-12-30 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.