Dallenbach; Lukas
Patent Applications and Registrations
Patent applications and USPTO patent grants for Dallenbach; Lukas.The latest application filed is for "managing feedthrough wiring for integrated circuits".
- Dallenbach; Lukas - Altdorf DE
| Patent | Date |
|---|---|
| Managing feedthrough wiring for integrated circuits Grant 10,747,934 - Lind , et al. A | 2020-08-18 |
| Placement and timing aware wire tagging Grant 10,719,654 - Beck , et al. | 2020-07-21 |
| Managing Feedthrough Wiring For Integrated Circuits App 20200167441 - Lind; Kurt ; et al. | 2020-05-28 |
| Enabling automatic staging for nets or net groups with VHDL attributes Grant 10,572,618 - Beck , et al. Feb | 2020-02-25 |
| Placement And Timing Aware Wire Tagging App 20190163862 - Beck; Manuel ; et al. | 2019-05-30 |
| Enabling Automatic Staging For Nets Or Net Groups With Vhdl Attributes App 20190163854 - Beck; Manuel ; et al. | 2019-05-30 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 