loadpatents
name:-0.016640186309814
name:-0.0092229843139648
name:-0.0014700889587402
Dahmani; Faiz Patent Filings

Dahmani; Faiz

Patent Applications and Registrations

Patent applications and USPTO patent grants for Dahmani; Faiz.The latest application filed is for "method of forming a thin film of tantalum with low resistivity".

Company Profile
1.10.16
  • Dahmani; Faiz - La Varenne Saint-Hilaire FR
  • Dahmani; Faiz - Alfortville FR
  • Dahmani; Faiz - Saint-Hilaire FR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method of forming a thin film of tantalum with low resistivity
Grant 11,313,030 - Dahmani , et al. April 26, 2
2022-04-26
Resistive random access memory device
Grant 11,145,812 - Molas , et al. October 12, 2
2021-10-12
Method Of Forming A Thin Film Of Tantalum With Low Resistivity
App 20210062320 - DAHMANI; Faiz ;   et al.
2021-03-04
Resistive Random Access Memory Device
App 20180040816 - MOLAS; Gabriel ;   et al.
2018-02-08
Resistive random access memory device with a solid electrolyte including a region made of a first metal oxide and doped by a second element distinct from the first metal
Grant 9,722,177 - Molas , et al. August 1, 2
2017-08-01
Metal-oxide-based conductive-bridging random access memory (CBRAM) having the solid electrolyte doped with a second metal
Grant 9,431,607 - Molas , et al. August 30, 2
2016-08-30
Resistive Random Access Memory Device
App 20150364680 - MOLAS; Gabriel ;   et al.
2015-12-17
Resistive Random Access Memory Device
App 20150364679 - MOLAS; Gabriel ;   et al.
2015-12-17
Resistive Random Access Memory Device
App 20150280120 - MOLAS; Gabriel ;   et al.
2015-10-01
Microelectronic Device With Programmable Memory
App 20140021433 - Dahmani; Faiz
2014-01-23
Method of fabricating a microelectronic device with programmable memory
Grant 8,597,975 - Dahmani December 3, 2
2013-12-03
Microelectronic Device With Programmable Memory, Including A Layer Of Doped Chalcogenide That Withstands High Temperatures
App 20130270505 - DAHMANI; FAIZ
2013-10-17
Method of fabrication of programmable memory microelectric device
Grant 8,501,525 - Dahmani August 6, 2
2013-08-06
Method Of Fabricating A Microelectronic Device With Programmable Memory
App 20130126813 - Dahmani; Faiz
2013-05-23
Methods of manufacturing a semiconductor device; method of manufacturing a memory cell; semiconductor device; semiconductor processing device; integrated circuit having a memory cell
Grant 8,268,664 - Dahmani September 18, 2
2012-09-18
Use Of A Process For Deposition By Sputtering Of A Chalcogenide Layer
App 20120073957 - Dahmani; Faiz
2012-03-29
Method Of Fabrication Of Programmable Memory Microelectric Device
App 20110297910 - Dahmani; Faiz
2011-12-08
Method of forming integrated circuit having a magnetic tunnel junction device
Grant 7,682,841 - Dahmani , et al. March 23, 2
2010-03-23
Integrated Circuit, Method of Manufacturing an Integrated Circuit, and Memory Module
App 20090103351 - Pinnow; Cay-Uwe ;   et al.
2009-04-23
Integrated Circuit Having A Magnetic Tunnel Junction Device
App 20080272448 - Dahmani; Faiz
2008-11-06
Integrated Circuit Having A Magnetic Device
App 20080273375 - Dahmani; Faiz ;   et al.
2008-11-06
Method Of Forming Integrated Circuit Having A Magnetic Tunnel Junction Device
App 20080274567 - Dahmani; Faiz ;   et al.
2008-11-06
Methods of manufacturing a semiconductor device; method of manufacturing a memory cell; semiconductor device; semiconductor processing device; integrated circuit having a memory cell
App 20080217670 - Dahmani; Faiz
2008-09-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed