loadpatents
Patent applications and USPTO patent grants for Dahlen; Eric J..The latest application filed is for "on-package accelerator complex (ac) for integrating accelerator and ios for scalable ran and edge cloud solution".
Patent | Date |
---|---|
Presentation of direct accessed storage under a logical drive model Grant 11,449,446 - Slaight , et al. September 20, 2 | 2022-09-20 |
On-package Accelerator Complex (ac) For Integrating Accelerator And Ios For Scalable Ran And Edge Cloud Solution App 20220222194 - CHANDWANI; Neelam ;   et al. | 2022-07-14 |
Function As A Service (faas) System Enhancements App 20210263779 - Haghighat; Mohammad R. ;   et al. | 2021-08-26 |
Presentation Of Direct Accessed Storage Under A Logical Drive Model App 20200349100 - Slaight; Thomas M. ;   et al. | 2020-11-05 |
Two-level System Main Memory App 20190243558 - Dahlen; Eric J. ;   et al. | 2019-08-08 |
Two-level system main memory Grant 10,365,832 - Dahlen , et al. July 30, 2 | 2019-07-30 |
Two-level System Main Memory App 20180004432 - DAHLEN; Eric J. ;   et al. | 2018-01-04 |
Two-level system main memory Grant 9,690,493 - Dahlen , et al. June 27, 2 | 2017-06-27 |
Presentation Of Direct Accessed Storage Under A Logical Drive Model App 20160335208 - Slaight; Thomas M. ;   et al. | 2016-11-17 |
Presentation of direct accessed storage under a logical drive model Grant 9,417,821 - Slaight , et al. August 16, 2 | 2016-08-16 |
Two-level System Main Memory App 20160041772 - Dahlen; Eric J. ;   et al. | 2016-02-11 |
Two-level system main memory Grant 9,087,584 - Dahlen , et al. July 21, 2 | 2015-07-21 |
Method, apparatus, and system for manageability and secure routing and endpoint access Grant 8,930,609 - Natu , et al. January 6, 2 | 2015-01-06 |
Two-level System Main Memory App 20140351660 - DAHLEN; Eric J. ;   et al. | 2014-11-27 |
Presentation Of Direct Accessed Storage Under A Logical Drive Model App 20140189212 - Slaight; Thomas M. ;   et al. | 2014-07-03 |
Two-level system main memory Grant 8,612,676 - Dahlen , et al. December 17, 2 | 2013-12-17 |
Two-level System Main Memory App 20120166891 - Dahlen; Eric J. ;   et al. | 2012-06-28 |
Method, apparatus, and system for manageability and secure routing and endpoint access App 20120047309 - Natu; Mahesh ;   et al. | 2012-02-23 |
Flushing Write Buffers App 20090113085 - Banyai; Chris J. ;   et al. | 2009-04-30 |
System and method for thermal throttling of memory modules Grant 7,318,130 - Morrow , et al. January 8, 2 | 2008-01-08 |
Method and apparatus for command translation and enforcement of ordering of commands Grant 7,194,607 - Dahlen , et al. March 20, 2 | 2007-03-20 |
Interleaved mirrored memory systems Grant 7,130,229 - Dahlen , et al. October 31, 2 | 2006-10-31 |
Memory controllers with interleaved mirrored memory modes Grant 7,076,618 - Dahlen , et al. July 11, 2 | 2006-07-11 |
Memory controllers with interleaved mirrored memory modes Grant 7,017,017 - Dahlen , et al. March 21, 2 | 2006-03-21 |
System and method for thermal throttling of memory modules App 20050289292 - Morrow, Warren R. ;   et al. | 2005-12-29 |
Memory controllers with interleaved mirrored memory modes App 20050262388 - Dahlen, Eric J. ;   et al. | 2005-11-24 |
Address translation Grant 6,832,274 - Dahlen , et al. December 14, 2 | 2004-12-14 |
Method and apparatus for providing bimodal voltage references for differential signaling Grant 6,769,041 - Dahlen , et al. July 27, 2 | 2004-07-27 |
Interleaved mirrored memory systems App 20040090827 - Dahlen, Eric J. ;   et al. | 2004-05-13 |
Memory controllers with interleaved mirrored memory modes App 20040093472 - Dahlen, Eric J. ;   et al. | 2004-05-13 |
Arrangements for independent queuing/tracking of transaction portions to reduce latency App 20030200365 - Dahlen, Eric J. ;   et al. | 2003-10-23 |
Method and apparatus for command translation and enforcement of ordering of commands App 20030189573 - Dahlen, Eric J. ;   et al. | 2003-10-09 |
Arrangements for independent queuing/tracking of transaction portions to reduce latency Grant 6,601,117 - Dahlen , et al. July 29, 2 | 2003-07-29 |
Method and apparatus for providing bimodal voltage references for differential signaling App 20020108067 - Dahlen, Eric J. ;   et al. | 2002-08-08 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.