Cyrusian; Sasan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Cyrusian; Sasan.The latest application filed is for "self resetting latch".

Company Profile

0.45.42

Cyrusian; Sasan - Scotts Valley CA
Cyrusian; Sasan - Santa Cruz CA
Cyrusian, Sasan - ScottsValley CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Systems and methods for processing errors of a received signal Grant 9,985,804 - Cyrusian May 29, 2	2018-05-29
Self resetting latch Grant 9,941,872 - Cyrusian April 10, 2	2018-04-10
Self Resetting Latch App 20170077917 - CYRUSIAN; Sasan	2017-03-16
Method and apparatus for transitioning a device between operating states to control power consumed by the device Grant 9,501,133 - Cyrusian November 22, 2	2016-11-22
Self resetting latch Grant 9,503,069 - Cyrusian November 22, 2	2016-11-22
Systems And Methods For Processing Errors Of A Received Signal App 20160285655 - Cyrusian; Sasan	2016-09-29
High speed serial data receiver architecture with dual error comparators Grant 9,367,385 - Cyrusian June 14, 2	2016-06-14
High speed latch with over voltage protection and integrated summing nodes Grant 9,350,331 - Cyrusian May 24, 2	2016-05-24
Systems and methods for correcting an offset at an output of a digital to analog converter Grant 9,130,582 - Cyrusian September 8, 2	2015-09-08
Adaptively interpolating and searching to refine sampling in pulse width modulation Grant 9,088,273 - Cyrusian , et al. July 21, 2	2015-07-21
Switched continuous time linear equalizer with integrated sampler Grant 9,059,874 - Cyrusian June 16, 2	2015-06-16
Multipath continuous time linear equalizer with allpass filter Grant 9,049,068 - Cyrusian June 2, 2	2015-06-02
Differential amplifier Grant 8,937,508 - Cyrusian , et al. January 20, 2	2015-01-20
Method And Apparatus For Transitioning A Device Between Operating States To Control Power Consumed By The Device App 20150012770 - Cyrusian; Sasan	2015-01-08
Apparatus for powering a device Grant 8,841,961 - Cyrusian September 23, 2	2014-09-23
High Speed Serial Data Receiver Architecture With Dual Error Comparators App 20140281845 - CYRUSIAN; Sasan	2014-09-18
High Speed Latch With Over Voltage Protection And Integrated Summing Nodes App 20140268450 - Cyrusian; Sasan	2014-09-18
Integrator input error correction circuit and circuit method Grant 8,816,763 - Cyrusian August 26, 2	2014-08-26
Apparatus For Powering A Device App 20140059364 - Cyrusian; Sasan	2014-02-27
Switched Continuous Time Linear Equalizer With Integrated Sampler App 20140050260 - CYRUSIAN; Sasan	2014-02-20
Systems And Methods For Correcting An Offset At An Output Of A Digital To Analog Converter App 20140049414 - Cyrusian; Sasan	2014-02-20
Integrator Input Error Correction Circuit And Circuit Method App 20140022017 - Cyrusian; Sasan	2014-01-23
Fast power up comparator Grant 8,575,968 - Cyrusian November 5, 2	2013-11-05
Digital to analog converter circuits and methods Grant 8,570,199 - Cyrusian October 29, 2	2013-10-29
Integrator input error correction circuit and circuit method Grant 8,558,610 - Cyrusian October 15, 2	2013-10-15
Adaptively Interpolating And Searching To Refine Sampling In Pulse Width Modulation App 20130243073 - CYRUSIAN; Sasan ; et al.	2013-09-19
Differential Amplifier App 20130106513 - Cyrusian; Sasan ; et al.	2013-05-02
Regulated Power Supply Voltage For Digital Circuits App 20130106484 - Cyrusian; Sasan	2013-05-02
Fast Power Up Comparator App 20120146727 - Cyrusian; Sasan	2012-06-14
Digital to Analog Converter Circuits and Methods App 20120139766 - Cyrusian; Sasan	2012-06-07
Integrator Input Error Correction Circuit And Circuit Method App 20120139612 - Cyrusian; Sasan	2012-06-07
Circuits and methods for calibrating switching current sources Grant 8,138,822 - Cyrusian March 20, 2	2012-03-20
Truncation for three-level digital amplifier Grant 7,961,120 - Cyrusian June 14, 2	2011-06-14
Power efficient amplifier Grant 7,932,778 - Cyrusian April 26, 2	2011-04-26
Power efficient amplifier Grant 7,737,776 - Cyrusian June 15, 2	2010-06-15
Truncation for three-level digital amplifier Grant 7,724,161 - Cyrusian May 25, 2	2010-05-25
Current steering DAC using thin oxide devices Grant 7,701,377 - Cyrusian April 20, 2	2010-04-20
Hierarchied calibration circuit Grant 7,576,667 - Cyrusian August 18, 2	2009-08-18
Signal generators for current-mode three-level digital amplifiers Grant 7,551,028 - Cyrusian June 23, 2	2009-06-23
Power efficient amplifier Grant 7,492,219 - Cyrusian February 17, 2	2009-02-17
Current steering DAC using thin oxide devices Grant 7,388,531 - Cyrusian June 17, 2	2008-06-17
Gm replica cell utilizing an error amplifier connected to a current mirror Grant 6,853,249 - Cyrusian February 8, 2	2005-02-08
Gm replica cell utilizing an error amplifier connected to a current mirror App 20040140853 - Cyrusian, Sasan	2004-07-22
Method and apparatus for calibrating a Gm cell utilizing a replica Gm cell Grant 6,737,919 - Cyrusian May 18, 2	2004-05-18
High-speed zero phase restart of a multiphase clock Grant 6,700,722 - Ruegg , et al. March 2, 2	2004-03-02
Method and apparatus for operating a continuous time filter of a read/write channel for a hard disk drive Grant 6,697,204 - Cyrusian February 24, 2	2004-02-24
Write output driver with internal programmable pull-up resistors Grant 6,697,205 - Cyrusian , et al. February 24, 2	2004-02-24
Phase detecting with parallel discharge paths Grant 6,690,209 - Cyrusian February 10, 2	2004-02-10
High-speed programmable synchronous counter for use in a phase locked loop Grant 6,690,525 - Ruegg , et al. February 10, 2	2004-02-10
Ultra low jitter clock generation device and method for storage drive and radio frequency systems Grant 6,686,805 - Cyrusian February 3, 2	2004-02-03
Write precompensation circuit and read channel with write precompensation circuit that generates output signals by interpolating between selected phases Grant 6,662,303 - Toosky , et al. December 9, 2	2003-12-09
Efficient analog front end for a read/write channel of a hard disk drive running from a highly regulated power supply Grant 6,661,590 - Cyrusian , et al. December 9, 2	2003-12-09
Method and system for managing a pulse width of a signal pulse Grant 6,653,879 - Cyrusian , et al. November 25, 2	2003-11-25
Input/output multiplex system for a read/write channel in a disk drive Grant 6,628,467 - Cyrusian September 30, 2	2003-09-30
Ultra high speed clocked analog latch Grant 6,617,899 - Cyrusian September 9, 2	2003-09-09
Diagnostic system for a read/write channel in a disk drive Grant 6,552,865 - Cyrusian April 22, 2	2003-04-22
View DAC feedback inside analog front circuit Grant 6,519,103 - Cyrusian February 11, 2	2003-02-11
Low voltage charge pump for use in a phase locked loop Grant 6,512,404 - Ruegg , et al. January 28, 2	2003-01-28
Active auto zero circuit for programmable time continuous open loop amplifiers App 20020175732 - Blon, Thomas ; et al.	2002-11-28
Low voltage charge pump for use in a phase locked loop App 20020175723 - Ruegg, Michael A. ; et al.	2002-11-28
High-bandwidth low-voltage gain cell and voltage follower having an enhanced transconductance App 20020175761 - Bach, Elmar ; et al.	2002-11-28
High-speed Sample-and-hold Circuit With Gain App 20020175844 - Bach, Elmar ; et al.	2002-11-28
Differential CMOS controlled delay unit App 20020175729 - Cyrusian, Sasan	2002-11-28
Efficient Current Feeback Buffer App 20020175770 - Cyrusian, Sasan	2002-11-28
High Speed Multiplexer App 20020175740 - Ruegg, Michael ; et al.	2002-11-28
Active auto zero circuit for time continuous open loop amplifiers App 20020175731 - Blon, Thomas ; et al.	2002-11-28
Ultra high speed clocked limiting preamplifier App 20020175716 - Cyrusian, Sasan	2002-11-28
Programmable logarithmic gain adjustment for open-loop amplifiers App 20020175758 - Cyrusian, Sasan ; et al.	2002-11-28
Power efficient delay stage for a voltage-controlled oscillator App 20020175772 - Cyrusian, Sasan ; et al.	2002-11-28
Ultra high speed clocked analog latch App 20020175727 - Cyrusian, Sasan	2002-11-28
Method And Apparatus For An Efficient Low Voltage Switchable Gm Cell App 20020175756 - Cyrusian, Sasan	2002-11-28
Ultra low jitter clock generation device and method for storage drive and radio frequency systems App 20020175771 - Cyrusian, Sasan	2002-11-28
Efficient analog front end for a read/write channel of a hard disk drive running from a highly regulated power supply App 20020176186 - Cyrusian, Sasan ; et al.	2002-11-28
High-speed zero phase restart of a multiphase clock App 20020176299 - Ruegg, Michael A. ; et al.	2002-11-28
Method and apparatus for operating a continuous time filter of a read/write channel for a hard disk drive App 20020176196 - Cyrusian, Sasan	2002-11-28
View DAC feedback inside analog front circuit App 20020176190 - Cyrusian, Sasan	2002-11-28
Offset cancellation of charge pump based phase detector App 20020176188 - Ruegg, Michael A. ; et al.	2002-11-28
Input/output multiplex system for a read/write channel in a disk drive App 20020176189 - Cyrusian, Sasan	2002-11-28
High-speed programmable synchronous counter for use in a phase locked loop App 20020176194 - Ruegg, Michael A. ; et al.	2002-11-28
Method and system for managing a pulse width of a signal pulse App 20020175724 - Cyrusian, Sasan ; et al.	2002-11-28
Method and apparatus for reducing leakage current and improving high frequency isolation of mos switch in off state App 20020175738 - Cyrusian, Sasan	2002-11-28
Method and apparatus for calibrating a Gm cell utilizing a replica Gm cell App 20020175765 - Cyrusian, Sasan	2002-11-28
Diagnostic system for a read/write channel in a disk drive App 20020176184 - Cyrusian, Sasan	2002-11-28
Write output driver with internal programmable pull-up resistors App 20020176198 - Cyrusian, Sasan ; et al.	2002-11-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.